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Abstract
Salvatierra, Thomas R. Ph.D., Engineering Ph.D. Program, Wright State Uni-
versity, 2015. PWM Buck Converter as a Dynamic Power Supply for Envelope
Tracking and Amplitude Modulation.
Modern energy transmission and signal reproduction techniques rely upon
power amplier (PA) architectures that must operate with high eciency. Current-
source PAs are linear but inherently inecient; switch-mode PAs are ecient-
yet-nonlinear systems, often lacking an ecient means of amplitude modulation
(AM) for power transmission. A promising technique for addressing these prob-
lems involves replacing the xed PA supply voltage VDD with a controlled,
variable voltage provided by a dynamic power supply. High-eciency envelope
tracking and amplitude modulation can thereby be provided to both current-
source and switch-mode PAs, respectively. This work presents a pulse-width
modulated (PWM) dc-dc buck converter for use as the core power stage of a
dynamic supply. Although buck converters typically function as xed-output
supplies, this work provides new theoretical dc analysis for operation wherein
the output voltage is controlled and variable over a wide, continuous range.
A new design procedure for the variable-output PWM dc-dc buck converter is
derived. The new dc analysis and design procedure are veried experimentally.
Open-loop ac characteristics, such as transient response, frequency response,
and dynamic modulation eciency are assessed via simulation and experimen-
tal measurements. The variable-output buck converter is found to operate as
designed, with bandwidth dependent upon a suciently high PWM switching
frequency fs. Within this bandwidth, minimal modulation distortion is ob-
served, measured eciency is greater than 90%, and supplied power-on-demand
is veried.
iii
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1 Introduction
1.1 The Need for High-Eciency Power Conversion
Modern energy transmission and signal reproduction systems rely upon power am-
plier (PA) technology that must exhibit high eciency in addition to linearity and
good frequency response. High-eciency power transmission is particularly critical
in wireless systems where size, weight, and/or energy consumption of the system are
key design specications. As a general rule, power consumption and system footprint
both increase as eciency decreases, resulting in larger hardware that is more costly
to operate.
Much work has been devoted to increasing PA eciency through use of improved
devices and switch-mode amplier topologies [67]. Both of these methods address
the device-specic power losses inherent in semiconductors and passive and reactive
components. However, once the limits of device physics and speed are reached, other
approaches to PA system architecture must be sought in order to further enhance
performance. Additionally, highly-ecient switch-mode PAs are nonlinear ampliers
that have no built-in means of providing ecient amplitude modulation (AM) re-
quired for many wireless standards. This research therefore centers around use of
external circuitry to improve the eciency of existing PA topologies such as Class A,
B, D, E, etc.
1.2 Dynamic Power Supplies
One PA eciency-enhancement technique that has shown signicant promise is dy-
namic power management [1, 8, 14, 34, 37, 41, 53, 54, 56, 57, 59, 64, 65]. A dynamic
1
power supply, also called dynamic drain bias or drain modulation, refers to any
means of varying the dc level of the PA supply voltage VDD as a function of time.
The supply voltage can be toggled between two or more discrete levels, or varied
continuously. Discrete dynamic supplies can be used with certain classes of power
ampliers to improve baseline eciency [62], [69]. However, if the dynamic supply
is continuously variable over a wide range of voltage, it can be used to improve the
eciency of linear PAs or provide ecient AM for a nonlinear PAs [2, 5, 67].
1.2.1 Current-source PAs
In the Class A, AB, B, C, and F family of PAs, the power transistor is operated as
a dependent current source. The eciency of this type of amplier depends upon
the ratio of the drain-to-source voltage fundamental component Vm to the dc supply
voltage VDD, i.e.
η ∝
(
Vm
VDD
)n
(1)
where n = 1 for Class B and C, n = 2 for Class A, etc. Therefore, to improve
eciency in these ampliers, VDD can be made variable such that
Vm
VDD
is maximized
at all times. This can be accomplished through the use of an ecient dynamic power
supply to vary VDD and track the envelope of the output signal vO(t), as illustrated
in Fig. 1.
2
Figure 1: Block diagram of RF power amplier with envelope-tracking supply.
1.2.2 Switch-mode PAs
In the Class D, DE, and E family of PAs, the power transistor is operated as a switch.
With this type of amplier, the output voltage magnitude does not depend upon the
magnitude of the drive voltage signal vin(t). Amplitude modulation can therefore
be achieved by simply varying VDD, as seen in Fig. 2. It follows, however, that the
eciency of the transmitter depends upon that of the amplitude modulator. The
AM circuit must also have sucient linearity to accurately reproduce the desired
envelope, just as the tracking supply must have enough linearity to follow the output
envelope.
3
Figure 2: Block diagram of RF power amplier with amplitude modulation.
1.2.3 Topological Approaches
A continuously-variable dynamic power supply can function as an envelope tracker
or amplitude modulator, depending upon the type of PA present. Both applications
improve the operating eciency of the entire system, to the extent that the supply
itself operates eciently.
Power circuits suitable for dynamic supply operation include:
• Pulse-width modulated dc-dc converters (buck, boost, SEPIC)
• Resonant power converters (Class D)
• Hybrid congurations (switch-mode converter or amplier, in parallel with lin-
ear amplier or regulator)
1.3 Literature Search
A comprehensive search of the existing literature has been conducted in order to
quantify the state-of-art and identify gaps in published knowledge involving dynamic
4
power management. The full list of sources reviewed to-date is provided at the end
of this document. Table 1 below compares existing dynamic supply topologies, spec-
ications, and characteristics presented in the literature. This information drives the
rationale for this research and provides a benchmark for evaluating the results.
Table 1
Summary of Dynamic Supply Techniques Presented in Literature
Topology BW η Comments Source
Synchronous buck < 200 kHz 96% (peak)
High eciency
Low bandwidth; η varies with PO
[59]
Multi-input buck 100 kHz > 90 %
High eciency
Low bandwidth, complex control
scheme
[44]
Buck + charge pump 1.1 MHz 75%
Fewer magnetic components
Low eciency
[58]
Buck-boost 300 kHz 90 % (peak)
High eciency over wide range of PO
Low bandwidth
[55]
Boost 1 MHz 74% (peak)
Small supply voltage (VI ≤ VO)
Signicant trade-o betw. BW & η
[57]
Synchronous buck +
Class AB amp
23 MHz 69%
Large bandwidth
Low eciency
[65]
Multilevel converter
+
linear amp
10 MHz 90%
Large bandwidth, high eciency
High PO only; non-trivial 2-bit switching req'd
[53]
Multilevel converter
+
linear regulator
2 MHz 71%
Switched-cap converter (no inductor)
High PO only; low eciency
[41]
Class D converter +
linear amp
285 MHz 88 % (peak)
Large bandwidth, good linearity
Eciency varies greatly with PO
[46]
Class E 7 MHz 95% (peak)
High η at medium PO; large BW
η varies withPO; xed-frequency
[68]
Class E2
(amp + rectier)
186 MHz 60%
Large bandwidth
Low eciency; discrete output levels
[69]
Single-Ended
Primary Inductance
Converter (SEPIC)
1.25 MHz 80%
High eciency
Nonlinear; complex control scheme
req'd
[47]
The most common dynamic supply topology is the hybrid approach, namely a
switching converter (for high-eciency operation) in parallel with a linear amplier
(for high bandwidth). Nonetheless, most of the documented designs exhibit some
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degree of trade-o between eciency and linearity; the eciency of the supply itself
often varies widely over the full range of output.
1.4 Research Focus and Rationale
This work opts to focus exclusively upon the pulse-width modulated (PWM) buck
converter as a dynamic supply. It is the circuit most frequently utilized for enve-
lope tracking in the literature, whether the approach is a stand-alone converter or a
hybrid converter-with-linear stage. This type of dc-dc converter is highly versatile,
ecient, and can provide for direct-proportion control of the output [66]. However,
no literature reviewed as of this writing provides comprehensive circuit-level analysis
or design procedures for a PWM buck converter operating as a dynamic supply.
1.4.1 Buck Converter as Dynamic Supply
The asynchronous buck converter shown in Fig. 3 uses a low-voltage pulse waveform
vGS with duty cycle D to drive a power MOSFET operated as a switch. Diode D1 acts
as a rectier. As switch S1 turns on and o over period T , the voltage at the source
of the FET alternates between diode forward voltage −VF and converter dc input
voltage VI . At t = 0, vGS exceeds the FET threshold voltage, the switch closes, and
the voltage at the cathode of the diode is VI ; at t = DT , vGS is zero, the switch opens,
and voltage at the cathode is −VF . This eectively chops VI , generating a large-
signal equivalent of the original vGS pulse sequence across D1. The large-signal pulse
waveform is then averaged and smoothed by the 2nd-order L-C network, delivering
dc output current IO to the load in direct proportion to D. In standard operation,
VO is xed and D is varied to control IO, thus compensating for uctuations in VI
and/or RL. However, if VI and RL are xed, varying D will vary both IO and VO,
and the converter functions as a dynamic power supply. Operation of the transistor is
purely switch-mode, minimizing the power dissipated by S1 and maximizing eciency
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of the circuit. The combination of high eciency, D1 direct-proportion control, and
topological simplicity make the buck converter a promising candidate for dynamic
supply applications.
vGS
      -
 
+ D1
S1
+
 -
VORLC
L
VI
Figure 3: PWM buck converter with diode rectier.
1.4.2 Rationale Behind This Work
Analysis and Design The literature search reveals that none of the sources uti-
lizing a buck converter present a detailed circuit analysis or design procedure. One
source describes use of a dynamic PWM boost converter and does provide a mod-
icum of discussion to this end [3]. However, in terms of analysis and design, boost is
a distinct topology and the aforementioned work cannot be directly applied to buck.
PWM buck converters have been thoroughly documented for static operation as
regulated power supplies, i.e. where VO is kept constant despite variations in VI and
load RL [66, 71]. The principle of operation for a dynamic power supply is roughly
the opposite though, in that VO varies while VI and RL are nominally constant. The
rationale that follows is that existing analyses and design procedures may not be
applicable in the form presented . It is therefore relevant to the body of knowledge
to
1. Determine what, if any, dierences exist in dc and large-signal ac analyses of a
dynamic PWM buck converter, as opposed to the standard mode of operation.
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2. Determine dierences in design considerations resulting from any new analysis.
3. Verify new analysis and design through experimental measurement.
Practical Implementation The existing literature also leaves a relatively wide
gap of knowledge with regard to the supporting circuitry required to implement a
dynamic buck converter. All buck converters require non-trivial gate driver schemes,
in order to provide a high-frequency pulse waveform to two hot points, i.e. the gate
and source of the MOSFET. An examination of specic driver congurations, within
the context of dynamic supply operation, is therefore useful to the body of knowledge.
1.5 Research Objectives
The purpose of this work is to provide comprehensive examination of a PWM buck
converter used as a dynamic supply, whether for the purpose of envelope tracking or
amplitude modulation. In order to accomplish this, it is necessary to:
• Perform a thorough dc analysis of a buck converter operated as a dynamic power
supply.
• Derive a practical design procedure for a variable-output voltage buck converter,
based on dc analysis.
• Identify suitable power transistors for use as a high-speed switch.
• Identify a suitable means of driving the switch at frequencies ≥1 MHz.
• Experimentally verify the dc analysis and proposed design procedure.
• Evaluate large-signal ac characteristics of the dynamic buck converter via sim-
ulation and experimental measurements.
• Experimentally determine maximum modulation eciency of the dynamic buck
converter design, based on available technology.
8
• Experimentally determine maximum modulation bandwidth for the dynamic
buck converter.
1.6 Anticipated Contributions
• To provide previously-unpublished circuit analysis of a buck converter used as
a dynamic power supply.
• To provide a practical, component-level design procedure for a dynamic buck
converter, comparable to existing procedures for static buck converters.
• To provide experimental verication of the analysis and design procedure.
• To characterize the state-of-the-art, in terms of performance limitations of a
dynamic buck converter using commercially-available parts.
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2 DC Analysis and Design
2.1 CCM Operation Requirement
Directly-proportional control of the output is benecial to dynamic power applica-
tions, since both envelope tracking and amplitude modulation require the dynamic
supply to follow or reproduce an existing waveform [34, 37, 49, 52]. As explained
in the literature, an asynchronous buck converter can be controlled in this manner
when operated in continuous conduction mode (CCM) [66]. The schematic for an
asynchronous diode-rectied PWM buck converter is shown in Fig. 4.
Figure 4: Standard diode-rectied buck converter.
The converter is said to be operating in CCM when inductor current iL is greater
than zero for the entire switching period T . Since the R-L-C output lter prevents
dc current from owing to ground, dc inductor current IL and output current IO are
equal, i.e.,
IL = IO. (2)
Therefore, if iL maintains a value greater than zero, the horizontal symmetry of the
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waveform is preserved and IL, IO, and VO vary in direct proportion to the PWM duty
cycle D.
If iL is zero over some nite portion of T for any duration greater than instan-
taneous t = (0, T, 2T, ... , nT ), then the waveform is no longer symmetrical and its
dc average IL = IO is a nonlinear function of D. This is referred to as discontinu-
ous conduction mode (DCM). While DCM operation can be useful in certain supply
applications, its highly nonlinear control characteristics are undesirable from the per-
spective of a dynamic supply where the main purpose is to track an existing voltage
signal or accurately reproduce an envelope. It therefore follows that a dynamic buck
converter must operate in CCM at all times if directly-proportional output is to be
preserved without the assistance of complex control circuitry or external signal pro-
cessing. Fig. 5 depicts the basic dierence between the two conduction modes.
DT (D+1)T 2T
CCM
DCM
iL
t
IO
T
0
I 'O
Figure 5: CCM versus DCM converter operation.
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2.2 Eect of Total Converter Eciency
The traditional dc analysis of xed-output buck converters typically assumes the
converter is lossless (i.e., η = 1) when characterizing conduction mode boundaries,
dc transfer functions, etc. Total device losses PLS > 0 and total converter eciency
η < 1 are factored into portions of the analysis and design after the fact. This
approach works well for xed-output supply applications because
• Variability in dc input voltage VI and load RL is assumed to fall within a limited
range.
• Range of duty cycle is typically narrow, i.e.,(Dmax −Dmin) 1.
• Duty cycle is usually centered around 50%, i.e., 0 Dmin < 0.5 and
0.5 < Dmax  1.
As demonstrated in the existing literature [66, 71], a narrow operating range for D
allows the design of xed-output buck converters that operate with constant high
eciency, usually greater than 90%. Invoking the principles of a lossless converter
into the dc analysis is therefore practical, and greatly simplies the resulting design
procedure.
However, by denition, dynamic power supplies often require a wide range of
output; ideally, 0 ≤ VO ≤ VI , which implies a similarly wide duty cycle range ap-
proaching 0 ≤ D ≤ 1. The ratio of total device losses PLS to output power PO for an
asynchronous buck converter is described in the existing literature as
PLS
PO
=
DrDS
RL
+
fsCOV
2
I RL
V 2O
+ (1−D)
(
VF
VO
+
RF
RL
)
+
rL
RL
+
rCRL (1−D)2
12f 2sL
2
(3)
and reveals the dominance of coecients 1
VO
, 1
V 2O
, (1−D), and (1−D)2. These
quantities are, in turn, dependent upon the aforementioned variable output. If (3)
is applied to the operating conditions of a dynamic-output buck converter, assuming
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nominally xed VI and RL, then D and VO are the only signicant variables in the
loss-to-output power ratio. Since
η =
1
1 + PLS
PO
(4)
then total eciency η will also vary with VO and D, decreasing substantially as the
output approaches zero. For this reason, η must be taken into account as a continuous
function of (D, VO) in the new dc analysis and design of the variable-output buck
converter.
2.3 Inductor Current and CCM-DCM Boundary of Variable-
Output Buck Converter
The following assumptions are made for the new dc analysis of an asynchronous buck
converter operated as a dynamic power supply:
1. Principal of circuit operation is the same as a xed-output CCM buck converter,
i.e., II = DIO and VO = ηDVI .
2. MOSFET S1, diode D1, inductor L, and capacitor C are real components and
dissipate power, i.e., η < 1.
3. Total converter eciency η varies with (D, VO), i.e., ηmin ≤ η ≤ ηmax < 1.
4. VI is xed.
5. RL is xed.
Since the voltage vL across the inductor is
vL(t) =

VI − VO, for 0 < t ≤ DT
−VD − VO, for DT < t ≤ T
(5)
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the current iL through the inductor is
iL(t) =
tˆ
τ=0
vL
L
dτ + iL(0)
=

VI−VO
L
t+ iL(0), for 0 < t ≤ DT
−VD−VO
L
(t−DT ) + VI−VO
L
DT + iL(0), for DT < t ≤ T
(6)
where VD is the total forward-biased voltage across the rectier diode D1. An asyn-
chronous diode-rectied buck converter operates in either CCM, DCM, or at the
boundary between CCM and DCM, depending on the shape of iL as depicted in Fig.
6.
Figure 6: CCM-DCM boundary of inductor current.
The converter must operate in CCM or at the CCM-DCM boundary for assump-
tion 1) to be valid. CCM operation depends upon maintaining a minimum value of
IL and a maximum value of peak-to-peak inductor current ∆iL at this IL. If IL falls
below a certain boundary dc level IOB, and ∆iL is simultaneously too large, the con-
verter will enter DCM. Therefore, in the worst-case scenario, the converter operates
at CCM-DCM boundary when its output is minimum; that is, IOB is equal to the
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converter's minimum specied dc output current IOmin. The dc inductor current for
CCM or CCM-DCM boundary operation is
IL = iL(0) +
∆iL
2
(7)
where
∆iL = iL(DT )− iL(0) =
(VI − VO)DT
L
. (8)
Therefore,
IL = iL(0) +
(VI − VO)DT
2L
. (9)
Assumption 2) implies the converter is lossy. The existing literature denes the lossy
dc voltage transfer function as
MV DC =
VO
VI
= ηD (10)
where η is the total converter eciency, or
η =
PO
PI
=
IOVO
IIVI
. (11)
From (10),
D =
VO
ηVI
. (12)
A more specic way of expressing ∆iL is therefore
∆iL =
VIVO − V 2O
fsLVIη
. (13)
Figure 7 compares the behavior of∆iL with respect to duty cycle (and therefore, VO)
in both a xed-output buck converter and dynamic buck converter operating in CCM.
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DminT DmaxT T
ΔiL
t
ΔiLmax
0
DnomT
(a)
DminT DmaxT T
ΔiL
t
ΔiLmax
0
DnomT
(b)
Figure 7: Waveforms of ∆iL, as D is varied, for (a) xed-output and (b) variable-
output buck converters operating in CCM.
If assumptions 3) and 4) are valid and η varies with output while VI remains
xed, then (10) and assumption 1) both imply that the minimum converter output
(IOmin, VOmin) corresponds to some minimum duty cycleDmin and minimum eciency
ηmin, i.e.,
VOmin
VI
= ηminDmin. (14)
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For CCM-DCM boundary operation, iL(0, T, 2T, ... , nT ) = 0 . Therefore, in the
worst-case operating scenario, the CCM-DCM boundary of a variable-output con-
verter can be characterized by rewriting (9) as
IOB = IOmin = IL(min) = 0 +
(VI − VOmin)DminT
2L
. (15)
Substituting for Dmin via (14) and expressing T in terms of fs gives
IOB =
(VI − VOmin)
(
VOmin
VIηmin
)
2fsL
. (16)
If assumption 5) is taken into account and the load RL is xed, IL and IO can be
dened as
IL = IO =
VO
RL
(17)
for any output level or conduction mode; hence the minimum dc output current is
IOmin =
VOmin
RL
. (18)
Combining (18) and (16) allows the worst-case CCM-DCM boundary operating con-
dition to be expressed as
VOmin
RL
=
(VI − VOmin)
(
VOmin
VIηmin
)
2fsL
(19)
or as a normalized ratio
1 =
RL (VI − VOmin)
(
1
VIηmin
)
2fsL
. (20)
The dynamic converter will therefore operate at CCM-DCM boundary when output
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is minimum, and CCM at greater output, if
1 =
RL
(
1− VOmin
VI
)
2fsLηmin
. (21)
Alternately, the inductor value that ensures operation at the CCM-DCM boundary
is
L
∣∣∣
CCM−DCM
=
RL (VI − VOmin)
2fsVIηmin
. (22)
All other conduction modes can be described in a similar fashion. For full CCM,
operation is above the boundary at all times and minimum dc output current IOCCM
is greater than IOB, i.e.,
IOCCM > IOB. (23)
In this mode, by denition,
IOCCM = IOmin =
VOmin
RL
. (24)
Therefore, (23) expands to
VOmin
RL
>
(VI − VOmin)
(
VOmin
VIηmin
)
2fsL
(25)
and the dynamic converter always operates in CCM if
1 >
RL
(
1− VOmin
VI
)
2fsLηmin
. (26)
For DCM operation, minimum dc output current IODCM is less than IOB, i.e.,
IODCM < IOB (27)
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due to the instantaneous inductor current being zero over a greater portion of the
switching cycle. In this mode, by denition,
IODCM = IOmin =
VOmin
RL
. (28)
Expanding (27) therefore yields
VOmin
RL
<
(VI − VOmin)
(
VOmin
VIηmin
)
2fsL
(29)
which implies the dynamic converter enters DCM at low output if
1 <
RL
(
1− VOmin
VI
)
2fsLηmin
. (30)
2.4 Output Ripple Voltage
All buck converters exhibit output ripple voltage vo(t) due to the lter's suppression
of triangular peak-to-peak inductor current ∆iL. The degree to which this ripple
propagates at the output depends upon the size of capacitor C and its equivalent
series resistance (ESR) rC . Figure 8 shows a model of the converter's output stage
with dc and ac currents and voltages present.
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L
RL
rc
C
iL IO + io
ic
+
vc
_
+
vrc
_
+
VO + vo
_
Figure 8: Ripple currents and voltages of CCM buck converter output stage.
If the output ripple current io is assumed to be very small, then the ac current
through C and rC is
iC ∼= iL − IO = iL − IL. (31)
Hence, from (6), (7), and (8),
iC (t) =

∆iL
DT
t− ∆iL
2
, for 0 < t ≤ DT
VD+VO
L
(DT − t) + ∆iL
2
, for DT < t ≤ T.
(32)
From the circuit in Fig. 8,
vo = vc + vrc (33)
where vc is the ac voltage across the capacitor and vrc is the ac voltage across rC .
Therefore,
vc =
tˆ
τ=0
iC
C
dτ + vc (0) , (34)
vrc = iCrC , (35)
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and
vo (t) = iCrC +
tˆ
τ=0
iC
C
dτ + vc (0) . (36)
When characterizing output ripple over a full switching period, it is often more prac-
tical to quantify the ripple in terms of its peak-to-peak magnitude Vr rather than
instantaneous value vo(t). Total peak-to-peak output ripple can therefore be ex-
pressed in terms of individual peak-to-peak ripple voltages VC(pp) and Vrc(pp) across C
and rC respectively, i.e.,
Vr = VC(pp) + Vrc(pp). (37)
From (32) the peak-to-peak capacitor current iC(pp) is
iC(pp) = ∆iL. (38)
Therefore, sincerC is nominally xed, (35) can be rewritten in terms of peak-to-peak
values as
Vrc(pp) = iC(pp)rC = ∆iLrC . (39)
The peak-to-peak capacitor ripple voltage is similarly derived in [66] as
VC(pp) =
∆iLT
8C
=
∆iL
8fsC
. (40)
Therefore,
Vr = ∆iL
(
rC +
1
8fsC
)
(41)
and substitution of (13) into (41) gives
Vr =
VIVO − V 2O
fsLVIη
(
rC +
1
8fsC
)
. (42)
It may be necessary to quantify output ripple without knowing the value of inductor
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L. An approximation can therefore be made if it is assumed the dynamic converter
will operate at the CCM-DCM boundary, i.e., utilizing the smallest inductor possible.
Hence, substituting L ∼= L
∣∣∣
CCM−DCM
from (16) gives
Vr ∼=
VIVO − V 2O
fsVIη
(
rC +
1
8fsC
)[
2fsVIηmin
RL (VI − VOmin)
]
∼=
2 (VIVO − V 2O)
RL (VI − VOmin)
(
rC +
1
8fsC
)(
ηmin
η
)
. (43)
The maximum output ripple Vr(max) can be determined by dierentiating Vr with
respect to VO, setting equal to zero, solving for VO, and substituting into Vr. The
presence of η as a nonlinear function of both VO and D complicates this method
considerably; even if (4) is simplied considerably through practical approximation,
dierentiation results in a quartic polynomial. However, from a practical standpoint,
the need to determine Vr stems from the necessity of simply keeping the output ripple
below some specied level. Therefore, an estimate of Vr that takes into account the
worst-case scenario - or maximum possible ripple - is useful. Since it is apparent
that
0 <
ηmin
η
≤ 1 (44)
it follows that
Vr ≤
2 (VIVO − V 2O)
RL (VI − VOmin)
(
rC +
1
8fsC
)
(45)
for any value of VO, ηmin, or η. The worst-case ripple V
′
r is therefore dened as
V
′
r =
2 (VIVO − V 2O)
RL (VI − VOmin)
(
rC +
1
8fsC
)
(46)
and the maximum worst-case ripple is
V
′
r(max) =
{
2 (VIVO − V 2O)
RL (VI − VOmin)
(
rC +
1
8fsC
)}
max
. (47)
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A generalized solution can be obtained from
dV
′
r
dVO
=
2 (VI − 2VO)
RL (VI − VOmin)
(
rC +
1
8fsC
)
= 0 (48)
and
VO
∣∣∣∣
V
′
r(max)
= VOr =
VI
2
(49)
which is the output voltage at which maximum worst-case ripple occurs. Therefore,
V
′
r(max) = V
′
r
∣∣∣∣
VOr
=
V 2I
2RL (VI − VOmin)
(
rC +
1
8fsC
)
(50)
and
Vr(max) ≤ V
′
r(max). (51)
The same approach may be used to obtain a more precise assessment of output ripple
if L is known and η can be calculated for a given output VO. Substituting (49) into
(42) therefore yields
Vr(max) = Vr
∣∣∣∣
VOr
=
VI
4fsLηr
(
rC +
1
8fsC
)
(52)
where ηr is the total converter eciency when VO =
VI
2
.
2.5 Device Stresses
2.5.1 Switch
The maximum instantaneous voltage VSMmax across the switching transistor is equal
to the drain-to-source voltage when the switch is o and the diode is conducting, i.e.,
VSMmax = VDS(off) = VI + VD. (53)
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From the piecewise linear model of a p-n junction diode in Fig. 9, the eective forward
voltage of the diode is
VD = VF + IDRF (54)
where VF is the nominal forward voltage, ID is the dc component of the forward
current, and RF is the nominal forward resistance of the diode.
~
=
V
D
 = 
V
F
 
V
f
 _
 +
 _
 +
 _
 +
V
f
 = I
D
 R
F
V
F
R
F
I
D
Figure 9: Piecewise linear model of p-n junction diode in forward-biased mode.
When the diode is forward-biased and conducting,
ID ∼= IL = IO =
VO
RL
(55)
and (53) is therefore
VSMmax = VI + VF +
VOmaxRF
RL
. (56)
The maximum instantaneous current ISMmax through the switch is equal to the max-
imum instantaneous input current of the dynamic converter for all output levels. As
established in the literature, the input current is
iS (t) ∼=

iL, for 0 < t ≤ DT
0, for DT < t ≤ T.
(57)
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if leakage current in the switch and diode are neglected. The maximum value of iS(t)
at any given output level is ISM , which always occurs at t = DT and is equivalent to
the peak instantaneous inductor current per switching cycle. Hence,
ISM = iS(DT ) = iL(DT ) = IL +
∆iL
2
. (58)
From (17), (13), and (49) it is apparent that IL and ∆iL are inversely proportional
when VI
2
< VO ≤ VOmax . It therefore cannot be assumed that the maximum value of
ISM will always occur at maximum output, i.e., (Dmax, IOmax, VOmax, ηmax), although
this is the case for most designs. Such a scenario is illustrated by Fig. 10.
D 'T DmaxT T
IOmax
I 'O
I 'O (peak)
IOmax (peak)
is
t
Figure 10: Possible waveforms of switch current iS where ISMmax does not occur at
maximum output.
Substituting (17) and (13) into (58) gives
ISM =
VO
RL
+
VIVO − V 2O
2fsLVIη
. (59)
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As with ripple voltage, ISM may need to be determined without specic knowledge
of the value of inductor L. The same approximation method is therefore used, i.e.,
substituting L ∼= L
∣∣∣
CCM−DCM
to obtain
ISM ∼=
VO
RL
+
VIVO − V 2O
2fsVIη
[
2fsVIηmin
RL (VI − VOmin)
]
=
VO
RL
+
VIVO − V 2O
RL (VI − VOmin)
(
ηmin
η
)
. (60)
Likewise, to determine ISMmax, the same principles are applied as in (44)-(51), and
ISM ≤
VO
RL
+
VIVO − V 2O
RL (VI − VOmin)
(61)
for any value of VO, ηmin, or η. The worst-case switch current I
′
SM is therefore dened
as
I
′
SM =
VO
RL
+
VIVO − V 2O
RL (VI − VOmin)
(62)
and the maximum worst-case switch current is
I
′
SMmax =
{
VO
RL
+
VIVO − V 2O
RL (VI − VOmin)
}
max
. (63)
The generalized solution is obtained from
dI
′
SM
dVO
=
1
RL
+
VI − 2VO
RL (VI − VOmin)
= 0 (64)
and
VO
∣∣∣∣
I
′
SMmax
= VOSM = VI −
VOmin
2
. (65)
It should however be noted that, often,
VOmax ≤ VI −
VOmin
2
(66)
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and in such a case
VO
∣∣∣∣
I
′
SMmax
= VOmax. (67)
Therefore, two distinct scenarios are derived
I
′
SMmax =

I
′
SM
∣∣∣∣
VOSM
=
(
VI−
VOmin
2
)2
RL(VI−VOmin)
, for VOmax > VI − VOmin2
I
′
SM
∣∣∣∣
VOmax
= VOmax(2VI−VOmin−VOmax)
RL(VI−VOmin)
, for VOmax ≤ VI − VOmin2
(68)
which describe the maximum switch current in terms of the worst-case stress, i.e.,
ISMmax ≤ I
′
SMmax. (69)
2.5.2 Diode
The maximum instantaneous voltage VDMmax across the diode rectier occurs when
the switch is on and the diode is o. If the switch's on-resistance rDS is small and
the dc voltage drop VrDS across rDS is similarly small, i.e.,
VrDS  VI (70)
then
VDMmax ∼= VI . (71)
The maximum instantaneous current IDMmax through the diode is equal to the max-
imum instantaneous inductor current of the dynamic converter for all output levels.
Therefore,
IDMmax =
{
IL +
∆iL
2
}
max
= ISMmax. (72)
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2.5.3 Inductor
The maximum instantaneous current through the inductor is
ILMmax =
{
IL +
∆iL
2
}
max
= ISMmax. (73)
2.5.4 Capacitor
The maximum instantaneous voltage VCMmax across the capacitor must take into
account the upper half of the peak-to-peak output ripple voltage Vr. Therefore, from
(42),
VCMmax =
{
VO +
Vr
2
}
max
=
{
VO +
VIVO − V 2O
2fsLVIη
(
rC +
1
8fsC
)}
max
. (74)
As with current stresses ISMmax, IDMmax, and ILMmax, capacitor voltage stress VCMmax
is a function of VO and η over the full range of output. Likewise, VO and Vr are anal-
ogous to IL and ∆iL, which implies VCMmax may not necessarily occur at maximum
output (Dmax, VOmax). However, unlike the relationship between IL and ∆iL, it gen-
erally holds true that VO  Vr since most practical switching converters are designed
to suppress output ripple as much as possible. As demonstrated by the behavior of
inductor current, shown in Fig. 7, ∆iL, and hence Vr, is at a relative minimum when
output is maximum. Therefore, if ripple voltage is very small compared to maximum
dc output, then VCMmax occurs at this maximum output, i.e.,
VCMmax = VOmax +
VIVOmax − V 2Omax
2fsLVIηmax
(
rC +
1
8fsC
)
(75)
and
VCMmax ∼= VOmax. (76)
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2.6 Variable Switching Loss
The switching power loss of any asynchronous buck converter, as established in the
literature, is
PSW = fsCOV
2
I . (77)
If the switch's output capacitance CO is assumed to be constant, then PSW is also
constant. Under this model, switching losses will typically dominate at low output
power, while having much less eect at high output. However, in practice, CO is
nonlinear and inversely proportional to the drain-to-source voltage VDS of the switch,
as shown in Fig. 11.
Figure 11: Nominal output capacitance Coss, nominal reverse transfer capacitance
Crss, and output capacitance CO = Coss − Crss of Si power MOSFET (plot courtesy
of Microsemi Corporation).
For a dynamic buck converter, the average value of VDS varies with D over a wide
range as shown in Fig. 12; it follows that CO also varies with D. Depending upon
individual MOSFET characteristics, CO may exhibit signicant nonlinearity across
the range of dynamic output. This implies PSW is also a nonlinear function of output,
rendering constant or linear approximations in the literature unsuitable if the buck
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converter is used as a dynamic power supply. Since PSW signicantly aects eciency
under certain conditions, dynamic MOSFET output capacitance should be taken into
account when analyzing total losses and eciency as a function of VO.
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Figure 12: Change in VDS as a function of D.
The literature [66] provides an expression for CO as a function of time-variable
drain-to-source voltage vDS,
CO = Cds(V ds′)
√
V
′
DS + VB
VI + VB
·
√
VI + VB
vDS + VB
(78)
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whereVB is the potential barrier of the body diode and Cds(V ds′) is the rated output
capacitance of the MOSFET at xed drain-to-source voltage V
′
DS when VGS = 0
and f = 1MHz. Rated output capacitance Cds(V ds′) is typically derived from the
manufacturer's device data as
Cds(V ds′) = (Coss − Crss)
∣∣∣
VDS=V
′
DS , VGS=0
(79)
where Coss is the nominal output capacitance and Crss is the nominal reverse transfer
capacitance. For a CCM buck converter, vDS is
vDS(t) =

0, for 0 < t ≤ DT
VI + VF , for DT < t ≤ T.
(80)
Since vDS is essentially a binary signal with xed frequency and variable pulse width,
it can also be expressed as the average drain-to-source voltage over one switching
cycle, i.e.,
vDS(t) ≡ VDS
∣∣∣
nT< t≤(n+1)T
= (VI + VF ) (1−D)
= (VI + VF )
(
1− VO
ηVI
)
= VI −
VO
η
+ VF −
VOVF
ηVI
. (81)
Therefore,
CO = (Coss − Crss)
∣∣∣
V
′
DS
√
VIV
′
DS+VB(VI+V
′
DS)+V 2B
VI
(
VI−
VO
η
+VF−
VOVF
ηVI
)
+VB
(
2VI−
VO
η
+VF−
VOVF
ηVI
)
+V 2B
(82)
and the switching loss for a dynamic buck converter is
PSW = fsV
2
I (Coss − Crss)
∣∣∣
V
′
DS
√
VIV
′
DS+VB(VI+V
′
DS)+V 2B
VI
(
VI−
VO
η
+VF−
VOVF
ηVI
)
+VB
(
2VI−
VO
η
+VF−
VOVF
ηVI
)
+V 2B
.(83)
Silicon power MOSFETs are available with VB ≤ 0.9 V. Hence, in the case of low-
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to medium-power converters where VI ≥ 9 V, the quantities associated with VB and
V 2B are very small compared to VIV
′
DS and VI
(
VI − VOη + VF −
VOVF
ηVI
)
. Additionally,
if VI  VF , the collective eects of VF and VB on dynamic output capacitance are
negligible and (82) can be simplied to
C
′
O = CO
∣∣∣
VIVB ,VF
∼= (Coss − Crss)
∣∣∣
V
′
DS
√
V
′
DS
VI − VOη
. (84)
The approximate nonlinear switching loss P
′
SW of a dynamic buck converter, where
VB  VI andVF  VI , is therefore
P
′
SW = PSW
∣∣∣
VIVB ,VF
∼= fsV 2I (Coss − Crss)
√
V
′
DS
VI − VOη
. (85)
Figure 13 shows the eect of CO on the normalized switching loss in low- to medium-
power dynamic converters with a Si MOSFET switch and low-VF diode. Figure 14
compares the approximate nonlinear switching loss in (85) to the exact loss in (83),
if VB = VF = 0.9V. This approximation can be seen to diverge as VI decreases and
VO increases, but is nonetheless a good estimate.
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Figure 13: Normalized eect of nonlinear CO on switching loss in low- to medium-
power dynamic buck converters with Si MOSFET switch (V
′
DS = 25V, VB ≤ 0.9V)
and VF ≤ 0.9V.
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Figure 14: Normalized comparison of exact value and approximation of dynamic
switching loss PSW for VB = VF = 0.9V.
2.7 Total Converter Eciency
Total converter power loss PLS depends on the power dissipated by each device in
the circuit. This can be expressed as the sum of MOSFET switching losses PSW ,
diode loss PV F associated with the forward voltage, capacitor power loss PrC , MOS-
FET conduction loss PrDS, diode loss PRF associated with the forward resistance,
and inductor power loss PrL. The circuit of a buck converter with device parasitics
contributing to the total power loss is shown in Fig. 15.
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Figure 15: Asynchronous buck converter with device parastics and equivalent device
models.
As established by (4), eciency is determined from the loss-to-output power ratio
PLS
PO
which is provided in the existing literature as
PLS
PO
=
PSW + PV F + PrC + PrDS + PRF + PrL
PO
. (86)
This can be expanded to
PLS
PO
=
fsCOV
2
I
PO
+
(1−D)VF IO
PO
+
rCI
2
Crms
PO
+
rDSI
2
Srms
PO
+
RF I
2
Drms
PO
+
rLI
2
Lrms
PO
(87)
where CO and rDS are the MOSFET output capacitance and on-resistance, respec-
tively; VF and RF are the respective forward voltage and forward resistance of the
diode; rL and rC are the respective parasitic resistances of the inductor and capacitor;
ICrms, ISrms, IDrms, and ILrms are the respective RMS currents through the capaci-
tor, switch, diode, and inductor. Expanding the RMS terms, dened per the existing
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analysis, yields
PLS
PO
=
fsCOV
2
I RL
V 2O
+
VF (1−D)
VO
+
rCRL (1−D)2
12f 2sL
2
+
[
rDSD
RL
+
RF (1−D)
RL
+
rL
RL
][
1 +
1
12
(
∆iL
IO
)2]
(88)
where, from (8),
∆iL
IO
=
(VI−VO)D
fsL
VO
RL
=
RL
(
1− VO
VI
)
fsLη
. (89)
The loss-to-output ratio for a dynamic buck converter is therefore
PLS
PO
=
fsCOV
2
I RL
V 2O
+
VF
VO
(
1− VO
ηVI
)
+
rCRL
12f 2sL
2
(
1− VO
ηVI
)2
+
[
rDSVO
RLηVI
+
RF
RL
(
1− VO
ηVI
)
+
rL
RL
]1 + R2L
(
1− VO
VI
)2
12f 2sL
2η2
 (90)
and total converter eciency may be dened as
η =
{
1 +
fsCOV
2
I RL
V 2O
+
VF
VO
(
1− VO
ηVI
)
+
rCRL
12f 2sL
2
(
1− VO
ηVI
)2
+
[
rDSVO
RLηVI
+
RF
RL
(
1− VO
ηVI
)
+
rL
RL
]1 + R2L
(
1− VO
VI
)2
12f 2sL
2η2


−1
. (91)
If the nonlinear behavior of CO is considered, total converter eciency is
η =
{
1 +
fsV
2
I RL (Coss − Crss)
V 2O
√
V
′
DS
VI − VOη
+
VF
VO
(
1− VO
ηVI
)
+
rCRL
12f 2sL
2
(
1− VO
ηVI
)2
+
[
rDSVO
RLηVI
+
RF
RL
(
1− VO
ηVI
)
+
rL
RL
]1 + R2L
(
1− VO
VI
)2
12f 2sL
2η2


−1
. (92)
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Note that η itself must be considered wherever D is present; this eectively rein-
troduces η±
1
2 , η, η2, and η3 into the expression for total eciency. A closed-form
solution is therefore dicult to obtain strictly in terms of VO. However, a suitable
approximation can be derived via software-assisted iteration and/or simplication of
(91) based on practical design considerations.
If software such as MATLAB is utilized, a single iteration of η is usually sucient
for convergence, i.e,
η =
{
1 +
fsV
2
I RL (Coss − Crss)
V 2O
√
V
′
DS
VI − VOη1
+
VF
VO
(
1− VO
η1VI
)
+
rCRL
12f 2sL
2
(
1− VO
η1VI
)2
+
[
rDSVO
RLη1VI
+
RF
RL
(
1− VO
η1VI
)
+
rL
RL
]1 + R2L
(
1− VO
VI
)2
12f 2sL
2η21


−1
(93)
where
η1 =
{
1 +
fsV
2
I RL (Coss − Crss)
V 2O
√
V
′
DS
VI − VOη0
+
VF
VO
(
1− VO
η0VI
)
+
rCRL
12f 2sL
2
(
1− VO
η0VI
)2
+
[
rDSVO
RLη0VI
+
RF
RL
(
1− VO
η0VI
)
+
rL
RL
]1 + R2L
(
1− VO
VI
)2
12f 2sL
2η20


−1
(94)
and
η0 = 1. (95)
However, it is often necessary to have some knowledge of η prior to identifying
individual circuit elements such as L, rL, and rC . It may also be desirable to estimate
total eciency based upon a single function of VO, rather than performing multiple
iterations of (91) or (92). In such a case, the following assumptions are made:
1. rL , rC  RL
2. L ∼= L
∣∣∣
CCM−DCM
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If the rst assumption holds true, PrL and PrC are very small compared to all other
losses, and may be neglected. If the second assumption is accurate, then
R2L
(
1− VO
VI
)2
12f 2sL
2η2
∼=
1
3
(
VI − VO
VI − VOmin
)2(
ηmin
η
)2
(96)
and providing for the worst-case scenario where ηmin
η
∼= 1,
R2L
(
1− VO
VI
)2
12f 2sL
2η2
∼=
1
3
(
VI − VO
VI − VOmin
)2
.
Similarly, the remaining instances of η within the equation for total eciency are
set to η = 1 to model the worst-case eciency at any VO. This allows (92) to be
simplied to
η ∼= η′ =
1 + fsV 2I RL (Coss − Crss)V 2O
√
V
′
DS
VI − VO
+
VF
VO
(
1− VO
VI
)
+
[
rDSVO
RLVI
+
RF
RL
(
1− VO
VI
)][
1 +
1
3
(
VI − VO
VI − VOmin
)2]}−1
(97)
and the approximate total eciency of the dynamic buck converter, expressed solely
as a function of VO, is
η
′
=
1 + fsV 2I RL (Coss − Crss)V 2O
√
V
′
DS
VI − VO
+
VF
VO
− VF
VI
+
RF
RL
+
VO (rDS −RF )
RLVI
[
1 +
1
3
(
VI − VO
VI − VOmin
)2]}−1
. (98)
This expression converges well with the iterative method, as demonstrated by Fig.
16. Furthermore, this solution only requires basic design specications and knowledge
of switch and diode parasitics in order to calculate a good estimate of eciency for
any output.
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Figure 16: Comparison of iterative (η) and simplied
(
η
′)
calculated eciency char-
acteristic of dynamic buck converter.
2.8 Design of a Dynamic Buck Converter Operating in CCM
2.8.1 Equations
It is necessary to determine the following specications in order to select the four
basic components of the dynamic buck converter:
• Switch − maximum drain-to-source voltage VDSSmax, maximum drain current
IDmax.
• Diode − maximum forward voltage VRmax, maximum average forward current
IF (AV )max.
• Inductor − minimum inductance Lmin required to keep converter in CCM at
all times, maximum inductor current Idc.
• Capacitor − minimum capacitance Cmin required to keep output ripple voltage
at or below specied ripple at all times, maximum capacitor voltage Vdc.
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The switch must have VDSSmax sucient to accommodate the maximum voltage stress
VSMmax; therefore, from (56),
VDSSmax > VI + VF +
VOmaxRF
RL
. (99)
Similarly, if IDmax must be large enough to handle the maximum current stress
ISMmax, then IDmax must accommodate the worst-case switch current stress I
′
SMmax.
Therefore, from (69) and (68) ,
IDmax > I
′
SMmax ≥ ISMmax (100)
and
IDmax > I
′
SMmax =

(
VI−
VOmin
2
)2
RL(VI−VOmin)
, for VOmax > VI − VOmin2
VOmax(2VI−VOmin−VOmax)
RL(VI−VOmin)
, for VOmax ≤ VI − VOmin2 .
(101)
The diode must have a rated VRmax that can accommodate the maximum voltage
stress VDMmax, so from (71),
VRmax > VI . (102)
As with the switch, the diode's maximum-rated current IF (AV )max must accommodate
IDMmax and therefore ISMmax. Hence,
IF (AV )max > I
′
SMmax. (103)
The value of inductance L that causes the dynamic converter to operate precisely
at the CCM-DCM boundary is given by (22); L
∣∣∣
CCM−DCM
therefore also describes
the minimum inductance Lmin that will keep the converter in CCM at all output
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levels, and
Lmin =
RL (VI − VOmin)
2fsVIηmin
(104)
where
ηmin ∼= η
′
min = η
′
∣∣∣
VO=VOmin
=
[
1 +
fsV 2I RL(Coss−Crss)
V 2Omin
√
V
′
DS
VI−VOmin
+ 4VOmin(rDS−RF )
3RLVI
+ 4RF
3RL
+ VF
VOmin
− VF
VI
]−1
.(105)
The inductor's maximum rated current Idc must be large enough to handle the in-
ductor current stress ILMmax which, like the diode, is equal to ISMmax. Therefore,
Idc > I
′
SMmax. (106)
The minimum value of capacitance C that will suppress the output ripple to
Vr(max) or less, for all output, can be determined from (52). Since C is inversely
proportional to Vr(max), (52) is rewritten as
Vr(max) =
VI
4fsLηr
(
rC +
1
8fsCmin
)
(107)
and
Cmin =
VI
32f 2sLηrVr(max) − 8fsrCVI
(108)
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where
ηr ∼= η
′
r = η
′
∣∣∣
VO=0.5VI
=
{
1 + 4fsRL (Coss − Crss)
√
2V
′
DS
VI
+
VF
VI
+
RF
RL
+
rDS −RF
2RL
[
1 +
1
12
(
VI
VI − VOmin
)2]}−1
(109)
An additional constraint on the value C is due to the capacitor's parasitic ESR rC .
This parasitic resistance must remain smaller than some maximum threshold, such
that
rC <
4fsLηrVr(max)
VI
. (110)
The maximum rated voltage across the capacitor Vdc must be sucient for the stresses
VCMmax; therefore, from (76),
Vdc > VOmax. (111)
2.8.2 Procedure
Certain operating characteristics of the dynamic buck converter are typically estab-
lished beforehand as desired specications and/or available constraints. For the pro-
cedure described herein, it is assumed VI , VOmin, VOmax, RL, Vr(max), and fs have
already been selected. The four discrete components of the converter are chosen as
follows:
1. The worst-case maximum instantaneous switch/ diode/ inductor current I
′
SMmax
given by (68) and (101) is calculated, based on VI , VOmin, VOmax, and RL.
2. The diode is selected such that (a)VRmax > VI , (b) IF (AV )max > I
′
SMmax, (c)
VF ≤ 0.9 V, and (d) (trr , tfr) 1fs .
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3. The switch is selected such that (a)VDSSmax > VI + VF +
VOmaxRF
RL
from the
nominal forward voltage and resistance of the diode, (b) rated IDmax > I
′
SMmax,
(c) rated PDmax >
V 2Omax
RL
, (d) rated operating frequency is greater than fs, and
(e) rated output capacitance Coss and on-resistance rDS are as small as possible.
4. The estimated total eciency η
′
is calculated for VO = VOmin and VO =
VI
2
, per
(105) and (109), to obtain ηmin and ηr respectively.
5. The inductor is selected such that (a)L ≥ Lmin, (b) rated Idc > I
′
SMmax, and
(c) rated self-resonant frequency (SRF) is greater than fs.
6. The capacitor is selected such that (a) rated Vdc > VOmax, (b) available rated
rC is suciently small, per (110), and (c) C ≥ Cmin.
2.8.3 Design Example
An asynchronous buck converter is designed as a dynamic power supply with the
selected specications VI = 28 V, VOmin = 3 V, VOmax = 23 V, RL = 75 Ω, Vr(max) =
140 mV, and fs = 1 MHz.
Since
VI −
VOmin
2
= 28− 3
2
= 26.5 V (112)
> VOmax = 23 V (113)
the worst-case maximum instantaneous switch current is
I
′
SMmax =
VOmax (2VI − VOmin − VOmax)
RL (VI − VOmin)
=
23 (2× 28− 3− 23)
75 (28− 3)
= 0.368 A. (114)
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A MURS120T3 high-speed power rectier diode is selected, with rated parameters
VRmax = 200 V > VI = 28 V (115)
IF (AV )max = 1 A > I
′
SMmax = 0.368 A (116)
VF = 0.875 V < 0.9 V (117)
RF = 1.3 Ω (118)
(trr , tfr) = (35 ns, 25 ns) 
1
fs
=
1
1 MHz
= 1000 ns. (119)
A VRF148A Si RF power MOSFET is chosen as the switch, with rated parameters
VDSSmax = 170 V > VI + VF +
VOmaxRF
RL
= 28 + 0.875 +
23× 1.3
75
= 29.27 V (120)
IDmax = 6 A > I
′
SMmax = 0.368 A (121)
PDmax = 115 W >
V 2Omax
RL
=
232
75
= 7.053 W (122)
f1 = 30 MHz > fs = 1 MHz (123)
Coss = 40 pF (124)
Crss = 2.6 pF (125)
V
′
DS = 50 V (126)
rDS = 4 Ω. (127)
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The minimum total eciency of the dynamic buck converter is
ηmin ∼=
[
1 +
fsV 2I RL(Coss−Crss)
V 2Omin
√
V
′
DS
VI−VOmin
+ 4VOmin(rDS−RF )
3RLVI
+ 4RF
3RL
+ VF
VOmin
− VF
VI
]−1
=
[
1 + 1×10
6×282×75(40−2.6)×10−12
32
√
50
28−3 +
4×3(4−1.3)
3×75×28 +
4×1.3
3×75 +
0.875
3
− 0.875
28
]−1
= 0.6119. (128)
The minimum inductance that will keep the converter in CCM at all times is
Lmin =
RL (VI − VOmin)
2fsVIηmin
=
75 (28− 3)
2× 106 × 28× 0.6119
= 54.72 μH. (129)
Therefore, an inductor is chosen with
L = 56 μH (130)
Idc = 0.93 A > I
′
SMmax = 0.368 A (131)
and rated parasitic dc resistance
rL = 0.19 Ω. (132)
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When output ripple is maximum, the total converter eciency is
ηr ∼=
{
1 + 4fsRL (Coss − Crss)
√
2V
′
DS
VI
+ VF
VI
+ RF
RL
+ rDS−RF
2RL
[
1 + 1
12
(
VI
VI−VOmin
)2]}−1
=
{
1 +
[
4× 106 × 75 (40− 2.6)× 10−12
√
2×50
28
]
+ 0.875
28
+ 1.3
75
+ 4−1.3
2×75
[
1 + 1
12
(
28
28−3
)2]}−1
= 0.9177. (133)
The capacitor's maximum dc voltage rating must be greater than VOmax, and its
parasitic resistance must be
rC <
4fsLηrVr(max)
VI
<
4 (1× 106) (56× 10−6) (0.9117) (0.140)
28
< 1.0211 Ω. (134)
Therefore, a series of low-ESR tantalum capacitors are chosen where
Vdc = 50 V > VOmax = 23 V (135)
rC = 0.8 Ω < 1.0211 Ω. (136)
The minimum capacitance that may be utilized for the design is
Cmin =
VI
32f 2sLηrVr(max) − 8fsrCVI
=
28
32 (1× 106)2 (56× 10−6) (0.9117) (0.140)− 8 (1× 106) (0.8) (28)
= 0.5653 μF. (137)
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The smallest available capacitor in the aforementioned 50-V, 0.8-Ω ESR series is
C = 2.2 μF (138)
and this value is selected for the design.
The circuit of the dynamic buck converter design with VRF148A power switch,
MURS120T3 diode, 56-μH / 0.93-A / 0.19-Ω inductor, and 2.2-μF / 50 V / 0.8-Ω
capacitor is shown in Fig. 17.
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Figure 17: Dynamic buck converter power stage design for 3 V≤ VO ≤23 V, Vr ≤140
mV.
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3 Experimental Verication of DC Analysis and De-
sign
3.1 Test Setup
The design completed in Section 2.8.3 is utilized to test the validity of both the dc
analysis and design procedure. A prototype of the dynamic buck converter power
stage circuit is built in order to measure all operating characteristics. The test hard-
ware, seen in Fig. 67, is mounted on a custom PCB and contains the discrete compo-
nents of the power stage along with an LTC4440-5 integrated high-side gate driver to
control the switch. A schematic of the power stage with driver is shown in Fig. 18.
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Figure 18: Dynamic buck converter power stage design with high-side gate driver.
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Figure 19: Test bench for dc and ac circuit measurements.
The test bench is shown in Fig. 19 and consists of an Agilent E3631A dc power
supply and Agilent 33220A 20-MHz waveform generator providing VI and vPWM ,
respectively. A Tektronix TDS2004C 70-MHz (20 MHz bandwidth-limited) digital
oscilloscope is used to view and measure waveforms vPWM (t), vGS (t), and iL (t). The
oating gate drive signal vGS is captured via a Probe Master 4231 dierential probe,
while inductor current iL is obtained with a Tektronix AM503 amplied current probe.
The dc ammeter is a Velleman DVM850BL (1.6-Ω series resistance); the voltmeter is
a Fluke 77 DMM. A diagram indicating all current and voltage signals measured is
shown in Fig. 20.
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Figure 20: Currents and voltages measured for dc characterization of variable-output
buck converter design.
The measurement procedure consists of manually varying duty cycle D of the
gate drive signal via the waveform generator, in minimal increments of 1%, while
monitoring the converter output VO on the dc voltmeter. Circuit measurements are
then taken for each value of VO in evenly-spaced intervals, across the full range of
output from VOmin = 3 V to VOmax = 23 V.
3.2 Comparison of Theoretical and Measured DC Character-
istics
The theoretical dc operation of the dynamic buck converter can be assessed by plotting
the expressions derived in Sections 2.3 - 2.7, using specications, component values,
and parasitics obtained from the design procedure. This section compares theoretical
plots with measured performance data, captured from the actual circuit, for key
parameters η (VO), VO (D), ∆iL (VO), iL (t), PO (VO), and Vr (VO).
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3.2.1 Eciency
The theoretical total eciency of the dynamic buck converter can be plotted as a
function of VO via the approximation η ∼= η
′
given in (98), and is shown in Fig. 21.
The measured total eciency of the converter is obtained by measuring the dc input
and output current and voltage, respectively, for a given measured value of VO and
then time-averaging the product over one switching period Ts. The ratio
ηMeasured =
[
IO(measured)VO(measured)
]
AV[
II(measured)VI(measured)
]
AV
(139)
can then be calculated for each VO. The measured total eciency is shown in Fig.
22.
Figure 21: Theoretical total eciency of dynamic buck converter design over 20-V
operating range.
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Figure 22: Comparison of measured and theoretical total eciency of dynamic buck
converter over 20-V operating range.
While it may initially appear as though the measured and theoretical results
exhibit signicant disparity, it should be noted that theoretical eciency depends
heavily upon device parasitics that must be gleaned from manufacturer data and not
measured or calculated directly. The plot in Fig. 23 demonstrates how the curves t
extremely well if the theoretical RF and Coss are increased by less than an order of
magnitude and rDS is decreased. It is not unreasonable to assume that, in practice,
the actual parasitics of the Si semiconductors may vary similarly. This is especially
true for Coss, which increases on a logarithmic scale as VDS decreases, per Fig. 11.
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Figure 23: Theoretical total converter eciency matched to measured eciency by
varying theoretical parasitics of switch and diode.
3.2.2 DC Transfer Characteristic
The theoretical lossy dc transfer function MV DC can be evaluated by plotting VO as
a function of D as shown in (10) and (12), i.e.,
VO = ηDVI . (140)
The expression for η derived in (98) is substituted into (12) and plotted in Fig. 24.
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Figure 24: Theoretical dc transfer characteristic of variable-output voltage buck con-
verter design.
The measured transfer characteristic is obtained by setting the duty cycle on the
pulse generator and measuring both VO and D on the oscilloscope. The actual duty
cycle DGS of gate-drive signal vGS is measured directly by the oscilloscope, since it
may vary from the reference value of D set on the pulse generator. This can be seen in
Fig. 25; if D is set to 51% on the waveform generator, the actual duty cycle delivered
to the gate of the switch is instead 49.3%. The measured and theoretical (calculated)
dc duty-cycle-to-output-voltage transfer characteristics are compared in Fig. 26.
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Figure 25: Comparison of driver input vPWM (top) and gate drive vGS (bottom)
signals, showing delay and duty cycle loss of over 1%.
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Figure 26: Comparison of measured and theoretical dc transfer characteristics of
variable-output voltage buck converter.
The slope of the measured transfer characteristic begins to decrease asD is reduced
and the output approaches VOmin. The switching voltage waveforms in Fig. 27
illustrate, in a functional sense, why this is the case. Ideally the switch is ON for
55
approximately the same duration that vGS is high, i.e.,
D ∼= 1−DDS (141)
where DDS is duty cycle of the drain-to-source voltage vDS. This relationship gener-
ally holds true in the measured circuit at larger values of D. At smaller D, however,
the rise time of vDS increases, causing the switch to remain ON for longer than desired.
In this case, D < (1−DDS) and results in output VO that is proportionally larger
than expected for the given value of D. This phenomenon can also be observed in the
calculated transfer characteristic; Fig. 28 shows an expanded view for 0 ≤ VO ≤ VI ,
demonstrating the same trend, albeit at much lower values of VO.
Figure 27: Experimental disparity between D and 1 − DDS contributing to nonlin-
earity in measured VO(D) transfer characteristic, VO ∼= Vmin.
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Figure 28: DC transfer characteristic of variable-output buck converter, 0 ≤ VO ≤ VI .
3.2.3 Peak-to-Peak Inductor Current
It is useful to plot the theoretical peak-to-peak inductor current ∆iL per (13) as
a function of VO or D since this quantity aects all aspects of dynamic converter
performance. It also allows for the maximum peak-to-peak ∆iLmax to be gauged and
its corresponding value of VO or D to be determined. This plot is shown as a function
of VO in Fig. 29. The theoretical maximum value of ∆iL is therefore
∆iLmax = 0.1366 A (142)
and occurs at
VO = VO(∆max) = 13.4 V. (143)
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The measured peak-to-peak inductor current is shown in Fig. 30. The measured
maximum value of ∆iL is
∆iLmax(measured) = 0.128 A (144)
and occurs at
VO = VO(∆max,measured) = 13.42 V. (145)
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Figure 29: Theoretical peak-to-peak inductor current over operating range of variable-
output buck converter design.
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Figure 30: Comparison of measured and theoretical peak-to-peak inductor current
for full operating range of converter.
Experimental and theoretical curves are reasonably well-t, and as the calculated
values predict, ∆iLmax(measured) occurs when VO(measured) ∼= 13.4 V. It should be noted
that the measured peak-to-peak trend is shifted lower for all output levels. However
this is easily accounted for by the fact that the actual value of L used for the test
circuit may be larger than the labeled value; indeed, the manufacturer data lists a
tolerance of ±15% for the 56-μH inductor selected. As shown in Fig. 31, the nominal
calculated inductance need only be increased by 7% for the curves to match within a
reasonable margin of measurement accuracy.
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Figure 31: Theoretical peak-to-peak inductor current matched to measured values by
compensating for +7% tolerance in actual value of L.
3.2.4 Inductor Current Waveforms
The theoretical inductor current iL (t) can be plotted for any given value of VO by
substituting (9), (12), (17), and (54) into (6), i.e.,
iL(t) =

VI−VO
L
t+ VO
RL
− VIVO−V
2
O
2fsLVIη
, for 0 < t ≤ VO
fsVIη
−VFRL−VO(RF+RL)
RLL
(
t− VO
fsVIη
)
+ VO
RL
+
VIVO−V 2O
2fsLVIη
, for VO
fsVIη
< t ≤ 1
fs
(146)
and is shown for three critical output levels of VO =3 V, 13.4 V, and 23 V in Fig. 32.
From (17), the dc value of inductor current at these output levels is
IL(min) =
VOmin
RL
=
3
75
= 0.040 A (147)
IL(∆max) =
VO(∆max)
RL
=
13.4
75
= 0.179 A (148)
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IL(max) =
VOmax
RL
=
23
75
= 0.307 A. (149)
The measured inductor current waveforms are shown in Fig. 33 for the same three
critical output levels. The measured dc inductor current is
IL(min,measured) = 0.040 A (150)
IL(∆max,measured) = 0.1798 A (151)
IL(max,measured) = 0.310 A. (152)
Despite visible high-frequency switching transients, the measured and theoretical in-
ductor current waveforms are in good agreement. The experimental discrepancy of
the dc inductor current level is less than 3 mA. More importantly, these waveforms
demonstrate that the dynamic converter operates in CCM at all times.
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Figure 32: Theoretical inductor current waveforms of dynamic buck converter design,
for VO =3 V, VO =13.4 V, and VO =23 V.
61
(a)
(b)
(c)
Figure 33: Measured inductor current waveforms of dynamic buck converter for (a)
VO = 23 V, (b) VO = 13.4 V, and (c) VO = 3 V.
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3.2.5 Output Power
The theoretical output power is
PO =
V 2O
RL
(153)
and is plotted as a function of VO in Fig. 34. The minimum and maximum calculated
output power is therefore
POmin =
32
75
= 0.120 W (154)
POmax =
232
75
= 7.053 W. (155)
The measured output power is
PO(measured) = IO(measured)VO(measured) (156)
and is shown in Fig. 35. The minimum and maximum measured power output of the
dynamic converter is
POmin(measured) = IOmin(measured)VOmin(measured) = 0.040× 3.01 = 0.1204 W (157)
POmax(measured) = IOmax(measured)VOmax(measured) = 0.310× 22.9 = 7.099 W. (158)
The measured and theoretical output power are in very close agreement across the
entire 20-V operating range of the converter.
63
3 5 7 9 11 13 15 17 19 21 23
0
1
2
3
4
5
6
7
8
V
O
 (V)
P
O
 (
W
)
Figure 34: Theoretical output power of dynamic buck converter design.
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Figure 35: Comparison of measured and theoretical output power of dynamic buck
converter design.
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3.2.6 Output Ripple Voltage
As shown in (41) the output ripple voltage Vr is directly proportional to ∆iL, and
varies with VO and D. The ripple may therefore be plotted as a function of VO to
determine the theoretical maximum ripple Vr(max) of the dynamic converter design.
This plot is shown in Fig. 36. From both the plot and (41),
Vr(max) = ∆iLmax
(
rC +
1
8fsC
)
= 0.1366
(
0.8 +
1
8× 106 × 2.2× 10−6
)
= 0.117 V
(159)
which occurs at VO = VO(∆max) =13.4 V. The measured output ripple is shown in Fig.
37. The measured maximum value of Vr is
Vr(max,measured) = 0.120 V (160)
and occurs at
VO = VO(∆max,measured) = 13.41 V. (161)
The measured output ripple closely follows the trend of the theoretical values, and
remains well under the specied Vr(max) ≤ 140 mV. As expected from the plot of
∆iLmax(measured), Vr(max,measured) occurs at approximately VO = 13.4 V.
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Figure 36: Measured output ripple voltage of dynamic buck converter design over full
range of output.
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Figure 37: Measured output ripple voltage compared to theoretical ripple for full
operating range of dynamic buck converter.
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3.2.7 Device Stresses
The theoretical maximum current stresses ISMmax, IDMmax , ILMmax of the switch,
diode, and inductor are, from (114),
ISMmax = IDMmax = ILMmax ∼= I
′
SMmax
= 0.368 A. (162)
The actual stresses can be measured by capturing waveforms of the current through
the switch, diode, and inductor when VO = VOmax. As shown in Fig. 38, the respective
maximum current stresses are
ISMmax(measured) = 0.360 A (163)
IDMmax(measured) = 0.368 A (164)
ILMmax(measured) = 0.320 A. (165)
if transients of f  fs are neglected.
The theoretical maximum voltage stresses VSMmax, VDMmax, VCMmax of the switch,
diode, and capacitor are, from (56), (71), and (76),
VSMmax = VI + VF +
VOmaxRF
RL
= 28 + 0.875 +
23× 1.3
75
= 29.27 V (166)
VDMmax = VI = 28 V (167)
VCMmax ∼= VOmax = 23 V. (168)
As with current, the actual voltage stresses can be measured by capturing waveforms
of the voltage across the switch, diode, and capacitor when VO = VOmax. Neglecting
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high-frequency transients and ringing, the measured maximum voltage stresses are
shown in Fig. 39 to be
VSMmax(measured) = 30.8 V (169)
VDMmax(measured) = 28.8 V (170)
VCMmax(measured) = 23.2 V. (171)
The measurements indicate slightly larger switch and diode voltage stresses than those
calculated via dc analysis. Discrepancies on the order of 5% or less are typically not
signicant from a design standpoint, since standard engineering practice dictates a
reasonable margin should be added when selecting devices for rated maximum safe
operation. However, from an analytical perspective, this error is likely due to diode
forward resistanceRF being larger than the nominal value, as implied by the plot
of measured total eciency in Section 3.2.1. If it is assumed that actual forward
resistance R
′
F is 5 times larger per Fig. 23, i.e.,
R
′
F = 5RF = 5× 1.3 = 6.5 Ω (172)
then from (56) the theoretical maximum voltage stress of the switch becomes
VSMmax = VI + VF +
VOmaxR
′
F
RL
= 28 + 0.875 +
23× 6.5
75
= 30.87 V (173)
which is in very close agreement with the measured stress.
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Figure 38: Measured maximum current stresses of (a) switch ISMmax, (b) diode
IDMmax, and (c) inductor ILMmax, VO =23 V.
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Figure 39: Measured maximum voltage stresses of (a) switch VSMmax, (b) diode
VDMmax, and (c) capacitor VCMmax.
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3.3 Results
The measured data demonstrates the validity of both the dc analysis and design
methodology of the dynamic buck converter, accounting for vagaries in semiconductor
parasitics and the rated tolerance of the inductor value. Table 2 shows the maximum
discrepancy encountered in each set of measurements, while Table 3 shows that all
critical design specications and operating parameters have been met.
Table 2
Experimental Error in Measurements of DC Operating
Characteristics
Parameter
Maximum ∆ Error Operating point
(Experimental − Theoretical)
(
Experimental−Theoretical
Theoretical × 100%
)
VO
η -0.1341 -22.1% 3 V
D -0.0722 -47.7% 3 V
∆iL -16.2 mA -20.7% 3 V
IL 6.7 mA 2.6% 19 V
PO 0.153 W 3.2% 19 V
Vr 12.92 mV 19.3% 23 V
ISMmax -8 mA -2.2% 23 V
IDMmax 0 mA 0.0% 23 V
ILMmax -48 mA -13.0% 23 V
VSMmax 1.53 V 5.2% 23 V
VDMmax 0.8 V 2.9% 23 V
VCMmax 0.2 V 0.7% 23 V
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Table 3
Critical Specifications of Variable-Output Buck Converter Design
Parameter (Rated ) Value Measured Within spec?
VOmin 3 V 3.00 V Yes
VOmax 23 V 23.00 V Yes
Vr(max) 140 mV 124 mV Yes
Conduction mode CCM, for all VO CCM Yes
IDmax, ISMmax (6 A) 0.360 A Yes
VDSSmax, VSMmax (170 V) 30.8 V Yes
IF (AV )max, IDMmax (1 A) 0.368 A Yes
VR(max), VDMmax (200 V) 28.8 V Yes
Idc, ILMmax (0.93 A) 0.320 A Yes
Vdc, VCMmax (50 V) 23.2 V Yes
Experimental discrepancy greater than 20% is seen in parameters η, D, and ∆iL.
The error in η and ∆iL can be explained by the tolerances inherent in nominal com-
ponent values and device parasitics. The error in the dc transfer characteristic VO(D)
is less attributable to either of these factors; in this case, adjusting theoretical com-
ponent values and parasitics does not reduce discrepancy between the measured and
calculated curves. However, from observation of the switching waveforms, it is known
that switch takes longer to turn on when controlled by a narrow duty cycle pulse.
This points to some inherent limitation of the switch itself, or driver IC used, or both,
rather than the variable-output buck converter topology itself. While a solution to
this problem is beyond the scope of this particular work, it forms a critical topic for
future study.
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4 Open-Loop AC Characteristics
The fundamental purpose of a dynamic power supply, whether used for envelope
tracking or amplitude modulation, is to vary the dc output VO at some modulation
frequency fm. This results in a large-signal time-varying output vO(t). For a switching
power supply used as a dynamic power source, fm is typically much less than fs.
The modulation frequency fm describes the rate at which D is varied to prompt
a corresponding change in instantaneousVO, thereby generating vO(t). Thus, it is
important to examine the behavior of the dynamic buck converter under conditions
of continuously modulating output vO, as opposed to several discrete xed increments
of VO. This requires assessment of large-signal vO as a function of time; magnitude and
phase as a function of fm; and also the eect of modulation index on the output. Of
similar key importance is the extent to which dynamic operation aects the eciency
of the power stage.
This chapter provides an overview of the theoretical ac characteristics of the PWM
buck converter used as a dynamic power supply. Since dynamic power supplies are by
denition modulated or controlled via an external source, this work focuses exclusively
on open-loop response. A brief discussion is presented describing the applicability of
existing ac theory and analysis to the proposed dynamic PWM buck converter. The
suitability of simulation and experimental measurement to establishing ac character-
istics for this work is also explained. The signicant parameters of dynamic operation
are described and the importance of the modulation reference signal is discussed. The
simulation methodology for obtaining theoretical ac characteristics is described, and
simulation results are presented. Finally, experimental results are presented, com-
73
pared to simulation, and key observations of ac performance are discussed.
4.1 Limits of Existing AC Theory and Use of Simulation and
Measurement
PWM converters are nonlinear systems, and theoretical dynamic analysis has been
derived only for very specialized (i.e., xed-output) operating conditions [66]. The
extant large-signal theory is grounded on assumptions of quasi-static operation; that
is, it applies to relatively small shifts in instantaneous D and therefore small shifts in
instantaneous dc output current IL. Small-signal dynamic modeling techniques are
also used, but by denition these do not likely provide a full or accurate picture of
large-signal operation. The extent to which small-signal techniques might be applied
to theoretical analysis of a dynamic buck converter is itself a topic of further study.
Because existing theory applies distinctly to quasi-static and/or small signal op-
eration of PWM buck converters, and because development of new theory for large-
signal ac operation is beyond the scope of this work, simulation and measurement of
the dynamic buck converter's ac characteristics will instead be used to gain insight.
Software-based circuit simulation of large-signal dynamic operating conditions will
be undertaken as a baseline, and then compared against actual circuit performance
to assess many of the same parameters provided for quasi-static operation in the lit-
erature. The design developed in Chapter 2, whose dc operation was veried both
theoretically and experimentally, will be utilized for insight into ac operation.
4.2 Characteristics of Dynamic Operation
4.2.1 Modulation Reference Signal
Most practical applications of dynamic power supplies [34, 63] involve varying the
supply output based on some time-dependent control voltage vref (t) with frequency
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fm. In the case of a PWM converter operated as a dynamic supply, this implies D
will vary in proportion to the modulation control voltage. It is therefore useful, for
the purposes of ac analysis, to consider the ac input of the dynamic buck converter
in terms of the modulation reference signal vref , rather than instantaneous D itself.
The modulation reference voltage is then converted to a pulse waveform with propor-
tionally time-dependent duty cycle d (t) . This approach allows for a clearer functional
view of dynamic performance, and simplies interpretation of the analysis.
As will be discussed further in this chapter, a relatively simple and eective means
of generating a PWM signal with d (t) is a ramp comparator circuit. This circuit,
however, requires a dc oset VREF to be added to vref , proportional to the desired dc
oset VODCnom of the dynamic converter's large-signal output. The resulting input
used for the ac characterization in this work is therefore vREF (t). Assuming vref is
a pure sinusoid, the entire reference voltage input can be described in the frequency
domain as
vREF (ωt) = VREF + VRm cos 2πfmt. (174)
4.2.2 Large-signal Output
The proposed dynamic PWM buck converter can also be thought of as a low-frequency
power amplier with input vref (t) and a dc oset VODCnom at the output. From
analysis provided in the existing literature, the large-signal output of the dynamic
power supply is described as
vO (ωt) = VODCnom + Vom (fm) cos [2πfmt+ φ (fm)] (175)
where Vom is the frequency-dependent peak value of the output's large-signal ac com-
ponent vo (ωt). The coecients in (175) can substituted in terms of the converter's
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respective dc and ac transfer characteristics AV DC and Avac (fm), yielding
vO (ωt) = AV DCVREF + Avac (fm)VRm cos [2πfmt+ φ (fm)] (176)
where VREF is a dc oset added to the input signal vref , and VRm is the frequency-
independent peak value of the output's large-signal ac component.
4.2.3 Modulation Frequency Response
The open-loop transfer function of the dynamic converter based on modulated input-
to-output is Avm, given by
Avm =
vO
vREF
. (177)
Hence, from (174) and (176),
Avm (ωt) =
AV DCVREF + Avac(fm)VRm cos [2πfmt+ φ(fm)]
VREF + VRm cos 2πfmt
. (178)
Because of the highly nonlinear nature of switch-mode power supplies, Avac and φ are
dicult to quantify; existing theory is derived from small-signal modeling assumptions
that cannot necessarily be made for operation of a PWM converter with a large-
signal output swing. However, one assertion about the frequency response can be
presented based on passive lter theory. The second-order LC lter topology of the
buck converter implies that a pole exists at
fo =
1
2π
√
LC
(179)
beyond which vO will attenuate at a rate of -20 dB per decade. Irrespective of any
ac analysis that may be developed or applied to the dynamic buck converter, it can
be stated that f0 is the maximum possible bandwidth for the PWM buck converter
operated as a dynamic supply. In the example of the power stage designed in Chapter
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2
f0 =
1
2π
√
(56× 10−6) (2.2× 10−6)
= 14.339 kHz. (180)
4.2.4 Modulation Index
The modulation index h describes how much signal swing the low-frequency ac output
component vom (t) exhibits with respect to the dc oset VODCnom, and is described as
h =
2VRm
VOmax − VOmin
(181)
where VRm is the peak value of vom. Modulation index is a useful means of character-
izing dynamic power supply operation when the instantaneous output voltage does
not actually reach either extreme of the full specied range (VOmin, VOmax) within a
single cycle. It also allows the open-loop transfer function to be rewritten as
Avm (ωt) =
AV DCVREF + 0.5h (VOmax − VOmin)Avac(fm) cos [2πfmt+ φ(fm)]
VREF + 0.5h (VOmax − VOmin) cos 2πfmt
. (182)
4.2.5 Modulation Eciency
The instantaneous eciency of the dynamic converter under ac operation is ηm(t),
which can be described in terms of the modulated input power Pi(t) and output power
Po(t) as
ηm =
Po(t)
Pi(t)
(183)
Likewise,
Pi(t) = iI(t)vI(t) (184)
and
Po(t) = iO(t)vO(t) (185)
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where iI , iO, and vI are the large-signal time-varying input supply current, output
current, and input supply voltage of the power stage. However, since VI and RL are
xed,
Pi(t) = VIiI(t) (186)
Po(t) =
v2O(t)
RL
(187)
and instantaneous modulation eciency can expressed as a ratio of large-signal output
voltage to input source current, i.e.,
ηm(t) =
1
VIRL
× v
2
O(t)
iI(t)
. (188)
The ratio in (188) implies that the instantaneous eciency can be greater than one.
It is therefore generally more informative to determine the average of ηm(t) over
some nite time, nominally 1
fm
or the modulation period Tm. This time-averaged,
large-signal eciency is the modulation eciency ηM , dened as
ηM =
fm
VIRL
Tmˆ
t=0
v2O(t)
iI(t)
dt. (189)
Alternately, if the practical restrictions of circuit simulation and experimental mea-
surement make it dicult or impossible to divide waveforms prior to averaging, the
following approximation can be used
ηM ∼=
Po(AV )
Pi(AV )
(190)
which represents the ratio of the time-averaged modulation input power Po(AV ) to
time-averaged output power Pi(AV ). This approximation can be expanded to
ηM ∼=
1
VIRL
´ Tm
t=0
v2O(t)dt´ Tm
t=0
iI(t)dt
. (191)
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4.3 AC Simulation Setup and Procedure
A baseline characterization of the magnitude, phase, eciency, and step response of
the dynamic buck converter is performed via simulation of the schematic in Fig. 40.
This circuit modulates the output vO(t) of the dynamic buck converter power stage,
based upon an external reference sinusoid vREF (t) with frequency fm.
Figure 40: Schematic of simulated dynamic buck converter with PWM generator.
4.3.1 Subcircuits
The ac simulation circuit consists of three key sections; a PWM generator, a high-
side gate driver, and the dynamic buck converter power stage. Since this work is only
concerned with the characteristics of the power stage, the PWM generator and gate
driver are modeled as ideal circuits. This is done in order to ensure the simulated
results emphasize the dynamic performance of the power stage, which utilizes modeled
non-ideal components.
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PWM Generator The PWM generator consists of an ideal op-amp congured as
a comparator, as shown in Fig. 41. This circuit compares the instantaneous value of
the ideal ramp waveform vramp to that of the modulating reference vREF , modeled by
a sinusoidal source with dc oset as shown. The frequency of vramp is fs = 1MHz.
Both waveforms are shown independently in Fig. 42.
Figure 41: Simulated ideal op-amp ramp comparator.
(a) (b)
Figure 42: Simulated ideal ramp comparator (a) non-inverting input vREF at fm =
100 Hz and (b) inverting input vramp at fs = 1 MHz.
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As seen in Fig. 43, if the instantaneous value of the vREF is higher than that
of vramp, the output of the comparator vPWM clamps to the single-supply dc voltage
VCC = 3.75V. Otherwise, at every instance the value of vramp is greater than vREF , the
comparator output is 0 V. If the ramp function has a linear rise and an instantaneous
drop, and the op-amp has a slew rate large enough to track vramp, the duty cycle of
comparator output vPWM is directly-proportional to the instantaneous magnitude of
vREF , sampled at a rate of fs. The value of VCC determines the magnitude of the
pulse output, and is selected to be equal to the required gate drive signal peak voltage
VGS. In the case of the VRF148A switch model used in simulation, VGS ∼= 3.75 V.
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(a)
(b)
(c)
Figure 43: Simulated PWM generation, via ideal ramp comparator, for (a) D =0.846,
(b) D = 0.477, and (c)D = 0.127.
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Ideal Gate Driver An ideal gate driver, shown in Fig. 44 is utilized to convey
vPWM to the oating gate and source terminals of the switch. This circuit is simply
an ideal voltage-controlled-voltage-source with a gain of k = 1; its output is a oating
or high-side voltage vGS - otherwise identical to vPWM - which turns the switch on
and o.
Figure 44: Simulated ideal gate driver.
Power Stage The simulated power stage circuit, based on the design derived in
Chapter 2, is shown in Fig. 45. Manufacturer-supplied models of both semiconductor
devices are used, and both passive components are simulated with their respective
nominal parasitic resistance and ESR. The converter supply voltage remains a xed,
ideal dc source, and the drive signal at the gate of the switch is likewise an ideal pulse
train whose duty cycle is modulated by the magnitude of the sinusoidal reference
vREF .
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Figure 45: Simulated dynamic buck converter power stage.
4.3.2 Procedure
The Synopsys Saber platform is used for capture and simulation, with waveforms
viewed in Synopsys Cosmoscope. Key waveforms of interest are the input reference
vREF (t), the power stage output vO(t), the output power Po(t) across the load, and
the input power Pi(t). Eight discrete values of 50 Hz ≤ fm ≤ 100 kHz are selected as
waveform capture points. For each value of fm, the frequency of vREF is set, and a
transient simulation of suitable length is run. The simulated waveforms of vREF , vO,
Po, and Pi are viewed in Cosmoscope over one modulation period Tm. The built-in
measurement utility and cursors are used to measure Po(AV ), Pi(AV ), Vom, VRm, and
time delay, from which ηM , Avm, and φ may be calculated and plotted in MATLAB as
a function of fs. The transient response of the power stage can also be simulated by
simply replacing vREF with an ideal pulse source of the same peak-to-peak magnitude
and a period of 1
100 Hz
= 10 ms. The rising and falling edge of the pulse may then be
clearly viewed in comparison to vO using Cosmoscope, allowing rise time tr and fall
time tf to be measured and the damping to be observed.
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4.4 Simulated AC Characteristics
4.4.1 Large-Signal Output Response
The general shape of the simulated input and output waveforms at a very low mod-
ulation frequency can be seen in Fig. 46. The Cosmoscope waveform calculator is
used to multiply simulated vREF by 2.64 in order to normalize the gain and simplify
the visual comparison with vO.
Figure 46: Simulated Pi, Po, vREF , and modulated output voltage vO of dynamic
buck converter, fm = 50 Hz, h = 1.
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The eect on simulated vO of increasing the modulation frequency is depicted in
Fig. 47. It can be seen that, as modulation frequency increases beyond 500 Hz,
• the ac component of vO is attenuated.
• the dc component of vO increases.
• phase shift increases.
• signicant harmonic distortion is introduced, rst in the lower half of the sinu-
soid.
(a)
(b)
(c)
Figure 47: Simulated input vREF and output vO of dynamic buck converter, h = 1,
for (a) fm = 100 Hz, (b) fm = 1 kHz, (c) fm = 10 kHz.
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4.4.2 Transient Response
The simulated transient step response, with rise and fall times, is depicted in Fig. 48.
(a)
(b)
Figure 48: Simulated transient response of dynamic buck converter, demonstrating
(a) rise time tr = 33.1 μs and (b) fall time tf = 272.3 μs.
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4.4.3 Frequency Response
Fig. 49 shows the simulated magnitude and phase response, as well as the eect of
modulation frequency on eciency.
Figure 49: Simulated frequency response of dynamic buck converter, h = 1.
4.4.4 Modulation Index h < 1
The simulated eect of reducing modulation index from h =1 to h = 1
2
is shown in
Fig. 50. This reduces both attenuation and distortion, such that nonlinearities in vO
which appear at fm when h = 1 do not appear until 2fs when h =
1
2
.
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(a)
(b)
(c)
Figure 50: Simulated input vREF and output vO of dynamic buck converter with
reduced modulation index h = 0.5, for (a) fm = 100 Hz, (b) fm = 2 kHz, and (c)
fm = 20 kHz.
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4.5 Experimental Measurement of AC Characteristics
The procedure for obtaining ac performance measurements from the actual circuit is
largely identical to the simulated approach, and utilizes the same prototype hardware
as with the dc test. However, instead of using a non-ideal ramp comparator to gener-
ate vPWM , the external pulse modulation function on the Agilent 33220A waveform
generator is utilized to supply vPWM to the gate driver IC. This allows the waveform
generator to act as both vramp and the comparator, while a 10-Vpp sinusoidal vREF
of frequency fm is supplied externally from a Hewlett-Packard 33120A function gen-
erator. The internal-external PWM synthesis approach provides the best practical
equivalent of the ideal PWM generator used in simulation. The modulation reference
signal vREF can therefore simply be set to a 100-Hz square wave function in order to
measure transient response. Otherwise, all test circuit connections remain similar to
the dc test measurements. A diagram indicating signal connections and measurement
points is shown in Fig. 51.
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Figure 51: Test and measurement setup for ac characterization of dynamic buck
converter design.
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4.5.1 Measured Large-Signal Output Response
(a)
(b)
(c)
Figure 52: Measured input vREF (lower) and output vO (upper) waveforms of dynamic
buck converter, h = 1, for (a) fm = 100 Hz, (b) fm = 1 kHz, (c) fm = 10 kHz.
91
4.5.2 Measured Transient Response
(a)
(b)
Figure 53: Measured transient response of dynamic buck converter, demonstrating
(a) rise time tr = 38 μs and (b) fall time tf = 290 μs.
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4.5.3 Measured Frequency Response
Figure 54: Measured frequency response of dynamic buck converter, h = 1.
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4.5.4 Measured Large-Signal Response: Modulation Index h < 1
(a)
(b)
(c)
Figure 55: Measured input vREF (lower) and output vO (upper) waveforms with
reduced modulation index h = 0.5, for (a) fm = 100 Hz, (b) fm = 2 kHz, and (c)
fm = 20 kHz.
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Figure 56: Measured frequency response of dynamic buck converter, h = 0.5.
4.5.5 Measured Modulated Power and Average Modulated Eciency
Coherent instantaneous input modulation power waveforms are not available in simu-
lation due to the lack of a graphical waveform averaging function in the Cosmoscope
viewer. However, the critical comparison of Po(t) and Pi(t) is easily viewed experi-
mentally using the scope's channel multiplication function. Input and output power
at fs = 50 Hz is shown in Fig. 57.
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(a)
(b)
Figure 57: Measured modulated (a) input power Pi and (b) output power Po wave-
forms of dynamic buck converter, fm = 50 Hz, h = 1.
The concept of power-on-demand is illustrated in Fig. 58 by superimposing both
waveforms in Fig. 57. The input power follows the contour of the output power,
demonstrating that the dynamic converter only performs work when needed. Mod-
ulation eciency ηM therefore remains high at all levels of dynamic output voltage,
despite total eciency η being directly proportional to VO for dc operation. The area
underneath the curve of Pi, but above Po, represents the total power losses of the buck
converter. The smaller this region is, the higher the average modulation eciency.
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Figure 58: Composite overlay of measured Pi and Po waveforms for fm = 50 Hz,
h = 1, demonstrating ηm =
Po(AV )
Pi(AV )
= 0.912.
The eect of increasing fm can be seen in Fig. 59. The area between the two
waveforms also visibly increases with fm, and eciency is reduced. Note also that in
Fig. 59c a portion of Po is greater than Pi; this represents the discrete times where
ηm(t) > 1. This area is eectively subtracted from the larger loss region when
determining total losses and time-averaged eciency.
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(a)
(b)
(c)
Figure 59: Measured Pi and Po waveforms for (a) fm = 100 Hz, (b) fm = 1 kHz, and
(c) fm = 10 kHz.
However, modulation eciency does not approach zero as fm continues to increase.
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At frequencies well above f0m, the output voltage vO and current iO trend toward
purely dc values, and Pi and Po also approach purely dc power as seen in Fig. 60.
Although this eectively increases eciency, it is somewhat of a moot point as the
dynamic buck converter has eectively ceased modulating.
Figure 60: Measured Pi and Po waveforms for fm = 100 kHz, showing modulated
power approaching dc.
Fig. 61 shows the eect of reduced modulation index on the modulated power
waveforms and average eciency. The trend is the same as with Figs. 59 and 60,
although baseline ηM is slightly lower.
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(a)
(b)
(c)
Figure 61: Measured Pi and Po waveforms with reduced modulation index h = 0.5,
for (a) fm = 100 Hz, (b) fm = 1 kHz, and (c) fm = 10 kHz.
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4.6 Results
The measured results are in overall good agreement with the simulations, in that the
same general trends are observed in all scenarios. The following insights about ac
operation are therefore gained.
Large Signal and Transient Response, h = 1 At modulation frequency fm ∼=
750 Hz, distortion appears on the lower half of the output sine wave. As fm is
increased further, this harmonic distortion results in a nearly triangular waveform.
At around the same point, the magnitude of vO begins to decrease, although not
evenly about VODCnom = 13 V but, rather, in a truncated fashion from the bottom
up. This indicates the converter cannot drive the output voltage low fast enough or
far enough beyond a certain modulation frequency. This is conrmed by the falling
edge step response in Figs. 48 and 53; tf ∼= 280 μs in both cases, indicating an
approximate 3-dB bandwidth of
BW ∼=
0.35
tf
=
0.35
280 μs
= 1.25 kHz. (192)
Similar phenomena are observed, for example, when the slew rate of an op-amp is
exceeded [ ] . This may point to limitations of the switch or inductor in providing
sucient instantaneous current to meet the demands of a faster, steeper shift in IL
and therefore vO(t). The combined eects of lowpass ltering and slew rate would
lend themselves to explaining the observed phenomenon that the dc component of
vO does not remain constant at 13 V, but rather increases, approaching VOmax as fm
is increased. This stands to reason given that the buck converter topology does the
most work when driving dc output VO lower, i.e., away from the xed supply level
VI , as demonstrated by the dc analysis in Chapter 2.
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Frequency Response The variable-output buck converter exhibits magnitude char-
acteristics similar to that of a lowpass lter, which is predicted by the cuto frequency
f0 introduced by the LC lter. However, the actual cuto frequency f0m appears to
be an order of magnitude lower, as shown in (180). Therefore
f0m
f0
=
1.25 kHz
14.339 kHz
= 0.0872 (193)
i.e.,
f0m : f0 ∼= 1 : 11.5. (194)
Similarly, with respect to switching frequency,
f0m : fs = 1 : 800 (195)
which is revealing from a design perspective since fs must be chosen prior to dc design
of the converter. It should be noted, however, that although the magnitude resembles
a lowpass lter, signicant harmonic distortion begins to appear at frequencies slightly
lower than the cuto.
Modulation eciency is also observed to be dependent upon fm; from Fig. 54 it
can be seen that ηM is highest, and relatively constant, within the passband. This
eciency is
ηM(BW ) ∼= ηMmax (196)
and is on the order of 91% for the actual circuit.
Modulation Index No signicant change in phase response is observed when mod-
ulation index h is decreased; however, modulation frequency-dependent distortion and
attenuation are eectively reduced. This is shown via both simulation and measure-
ment. Figs. 50, 55, and 56 demonstrate that, when h is reduced by half, the same
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harmonic distortion and attenuation in vO previously seen at fm = (1 kHz, 10 kHz)
are now seen at fm = (2 kHz, 20 kHz). The measured bode plot likewise shows that
f0m
∣∣∣∣
h=0.5
has increased to approximately 2 kHz. It can therefore be stated that
f0m ∝
1
h
(197)
and more specically in this case
f0m ∼=
1
h
(
f0m
∣∣∣∣
h=1
)
. (198)
Fig. 56 also demonstrates that eciency is slightly lower within the modulation
passband when h is reduced, implying
ηM ∝ h (199)
and, by extension,
f0m ∝
1
ηM
. (200)
Modulation Power Waveforms The experimental observations of instantaneous
modulation power Pi(t) and Po(t) demonstrate that, within the bandwidth f0m, the
circuit achieves its key goal of providing power on-demand in order to maximize
eciency. Within the passband, measured eciency is on the order of 91%. The
waveforms in Figs. 58, 59, and 61 illustrate not only the relationship of instantaneous
output power to input power, but also the degradation of this ratio as modulation
frequency increases.
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5 Practical Design Considerations
The implementation of a dynamic buck converter power stage circuit presents a num-
ber of challenges at the practical level, despite topological simplicity. This chapter
gives an overview of three key diculties faced in fabricating a working test circuit
from the design in Chapter 2. Such challenges include
• selection of a suitable power switch;
• devising a means of driving the gate of the switch;
• designing a printed circuit board upon which to mount discrete components.
Potential solutions to these problems are discussed within the context of the actual
hardware constructed.
5.1 Power Switches for Dynamic Buck Converters
Multiple preliminary simulation attempts have shown that high switching frequencies
are essential for modulation bandwidth and delity. Therefore, power transistors that
operate well as a switch under high-speed, hard-switching conditions are the best
candidates. These devices must also have low Coss and rDS(ON) to keep switching
and conduction losses low. Of the four discrete components of the dynamic buck
power stage, the switch is the most critical in terms of eciency, speed, and overall
modulation performance.
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5.1.1 MOSFETs
Silicon and SiC RF power MOSFETs are desirable in that they are a robust, estab-
lished technologies with a wide range of commercially-available specications, pack-
aging, and design tools. The majority of these are also enhancement-type devices,
which are far easier to drive at oating vGS than depletion-type transistors. However,
they generally also exhibit larger Coss which can limit eciency and switching speed.
Fig. 62 shows an example of this technology. For the purposes of this work, driving
the switch proved to be a considerable challenge, and so ultimately a low-Coss Si RF
power MOSFET was selected due to its enhancement-type properties.
Figure 62: VRF148A Si RF power MOSFET, rDS(on) ∼= 4 Ω, Coss = 40 pF, M113
direct-mount package.
5.1.2 GaN HEMTs
The gallium nitride (GaN) high-electron-mobility transistor (HEMT) is an emergent
technology which has demonstrated superior performance in RFPAs and other high-
speed power applications [13, 19, 24, 72]. These devices are attractive for use in the
proposed application due to their bandwidth (> 10 GHz capable) and low output
capacitance (Coss ≤ 5 pF). However, HEMTs are also depletion-type transistors; in
order to take advantage of their capabilities in a buck converter, they must be driven
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at high-speed with a oating negative bias, which is a nontrivial undertaking.
A small product line of enhancement-type GaN-on-Si (eGaN) FETs are currently
oered which boast some of the benets of GaN HEMTs but with far easier driving
requirements. According to the manufacturer, these devices have been produced
specically for high-speed, hard-switching applications, initially making them the
most promising candidate for this work. An example of this type of device is seen in
Fig. 63, and highlights a key drawback.
Figure 63: EPC2012 GaN-on-Si eGaN FET, rDS(on) = 100 mΩ, Coss = 73 pF,
die-packaged.
These transistors are currently available only in surface-mount die packaging, mak-
ing prototype testing dicult, costly, and time-consuming. Beyond obvious mounting
challenges, the complex issue of external heat-sinking is introduced. The EPC2012
eGaN FET was initially selected as the switching device for this work; and although
technically beyond the scope of this work, several attempts at proper mounting and
heat sinking were made with poor results. Furthermore, simulation ultimately showed
no inherent speed benets over a comparable, prepackaged RF power MOSFET, as
can be seen in Fig. 64 when switching at a modest fs = 10 MHz.
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Figure 64: Comparison of vDS between EPC2012 GaN-on-Si and VRF148A Si power
FETs, fs = 10 MHz.
5.2 Driving the Switch
Switch-mode power converters must have a means of driving the gate-to-source volt-
age of the switch at a desired speed and with sucient current. Additionally, the
asynchronous buck converter topology requires this PWM voltage to be oating be-
tween two hot points; that is, not referenced to ground. This high-side driving
conguration forms a nontrivial challenge from the perspective of fabricating a work-
ing test circuit for the dynamic power stage. Regardless of the speed capabilities
of the switch, actual performance is limited by the ability to deliver a high-quality
PWM signal between the oating gate and source. This renders the driver as critical
as the switch itself, in terms of design and overall performance of the power stage.
Two driver solutions, one discrete and one IC-based, are examined in the course of
this work.
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5.2.1 Transformer-coupled Charge Pump
A discrete component high-side driver may be implemented using a small signal trans-
former to isolate vPWM and a diode-capacitor charge pump to provide gate drive
current. An example is shown in Fig. 65.
Figure 65: Transformer-coupled high-side driver with charge pump.
The T-1062SCT coupling transformer is used due to high bandwidth, low output
capacitance, and a small footprint. Using a waveform generator to provide vPWM at
fs = 2 MHz and 0.2 ≤ D ≤ 0.8, the measured no-load output vGS is seen in Fig.
66; however, when connected to the power stage, drive current is insucient and the
switch fails to turn ON.
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(a)
(b)
(c)
Figure 66: Unloaded output vGS of transformer-coupled discrete driver, fs = 2 MHz,
for (a) D = 0.8, (b) D = 0.5, and (c) D = 0.2.
This approach was deemed insucient for this work, and eorts are instead di-
rected towards an IC driver solution.
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5.2.2 Integrated Circuit Solutions
A number of dedicated ICs are commercially available for driving the gate of high-side
switches in PWM converters. These are low-prole, monolithic devices that require
a nominal dc supply voltage +VCC and two or three support components. Three ICs
are examined for use in this work, and are presented in Table 4.
Table 4
Selected High-Speed, High-Side Driver ICs
IC tr, tf Idrive (peak) VCC Additional components required
LM5113 7 ns 1.5 A +5 V bootstrap cap, 0.1-μF bypass cap
EL7158 8 ns 12 A +5 V bypass cap
LTC4440-5 8 ns 1.1 A +5 V bootstrap diode & cap, bypass cap
All ICs are comparable in terms of speed, and all possess sucient peak drive
current capability. The LTC4440-5 is therefore selected due to extensive application
documentation and manufacturer-provided simulation tools. Having rst conrmed
operation in simulation, the IC is mounted to a prototype PCB as seen in Fig. 67.
Figure 67: Prototype mounting for LTC4440-5 high-side gate driver.
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The complete driver subcircuit with external components is shown in Fig. 68. The
oating output, loaded by the VRF148A switch, is then measured at fs =2 MHz; Fig.
69 shows loaded performance of the LTC4440-5 to be superior to that of the unloaded
transformer-coupled charge pump.
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Figure 68: Schematic of driver subcircuit for power stage.
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(a)
(b)
(c)
Figure 69: Loaded output vGS of LTC4440-5 -based driver subcircuit, fs = 2 MHz,
for (a) D = 0.8, (b) D = 0.5, and (c) D = 0.2.
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5.3 PCB Layout
The printed circuit board shown in Fig. 70 is used to mount the power stage and
driver components. Standard design practices for hard-switching PCBs are adopted,
such as short-and-wide traces and a large ground plane on the reverse side of the
board. However, as a test circuit, it is also necessary to incorporate test access points
and extra component real estate into a single PCB design. These are incorporated
as shown to allow for voltage and current probe access, and also for expansion of the
original asynchronous design to a synchronous variant with two VRF148A switches.
(a)
(b)
Figure 70: Prototype dynamic buck converter (a) layout and (b) completed test PCB.
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6 Conclusions and Future Work
6.1 Summary
This work has presented previously-unpublished insight into the analysis, design, and
performance of a PWM dc-dc buck converter operated as a dynamic power supply.
New dc analysis has been provided for the buck converter operating under the condi-
tions of xed VI , xed RL, and variable (D, VO). Theory is presented for mathemat-
ically determining key dc parameters such as the CCM-DCM operating boundary,
∆iL, ISMmax, Vr, PSW , η, and device stresses for xed-VI , variable-VO operation. A
new design procedure is derived for selecting components L, C, and switching devices
S1 and D1. The new dc analysis and design procedure are demonstrated to be in good
agreement with measured dc performance of a variable-output voltage buck converter
built with discrete components.
Open-loop ac characteristics of the dynamic-output buck converter, such as large
signal and transient response, gain, phase, modulation index, and ηM have been ob-
tained via simulation and experimental measurements. The simulation results and
measurements have been demonstrated to be in good agreement. The ac characteri-
zation has shown that the dynamic buck converter exhibits an approximate lowpass
response with cuto frequency f0m, and produces undistorted, highly-ecient mod-
ulated output vO within this bandwidth. It has also been demonstrated that the
eective bandwidth can be increased by reducing the modulation index, albeit at
the cost of eciency. The ratio of fs : f0m required for undistorted output is shown
to be on the order of 103. Measurement of modulated ac power demonstrates that
the dynamic PWM buck converter can operate with over 91% eciency by providing
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power-on-demand.
Practical design considerations for the power stage have been discussed, namely
the diculties inherent with matching a high-speed switch to a suitable high-speed,
high-side gate driver, in order to maximize fs. An overview of dierent switches and
drivers has been presented, along with a brief discussion of the PCB designed for
testing a dynamic buck converter.
As a feasibility study and proof-of-concept, this work has shown the proposed
circuit to be a good candidate for the power stage of a dynamic supply in terms
of eciency. However, in the absence of considerably faster switches and similarly-
capable high-side gate driver ICs, modulation bandwidth remains limited.
6.2 Contributions
The specic contributions of this work are:
• New circuit analysis characterizing the dc operation of a PWM dc-dc buck
converter operated with xed VI , xed RL, and variable VO.
• New equations for peak-to-peak inductor current ∆iL, peak-to-peak ripple volt-
age Vr, peak switch current ISMmax, switching loss PSW , total eciency η, and
minimum inductor and capacitor design values Lmin and Cmin.
• Step-by-step design procedure for selecting switch, diode, inductor, and capac-
itor of variable-output voltage buck converter.
• Simulated and measured quantication of ac characteristics of dynamic buck
converter, including transient response, frequency response, and modulation
eciency.
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6.3 Future Work
Further topics of study related to this work may include:
• Further investigation into the drain-to-source rise-time behavior of the switching
device at low D, with the aim of linearizing the dc transfer characteristic VO(D).
• Simulated dc and ac characterization of dynamic buck converter design with
switching devices not available for experimental measurement in this work, such
as high-speed depletion-type GaN devices.
• Experimental comparison between Si, SiC, and eGaN enhancement-type devices
used as a switch for the power stage.
• Experimental measurement of ac characteristics at much higher switching fre-
quencies, when and if suitable switch and drivers are made available.
• DC analysis and/or ac characterization of variable-output voltage PWM buck
converter utilizing the synchronous topology.
• Investigation into applicability of existing small-signal ac models to the large-
signal characteristics of modulated-output dynamic buck converter.
6.4 Publications
1. T. R. Salvatierra and M. K. Kazimierczuk, Inductor design for PWM buck
converter operated as dynamic supply or amplitude modulator for RF trans-
mitters, IEEE 56th International Midwest Symposium on Circuits and Systems
(MWSCAS), August 4-7, 2013.
2. T. R. Salvatierra and M. K. Kazimierczuk, DC analysis and design of a PWM
buck converter operated as a dynamic power supply, submitted for publication
in International Journal of Circuit Theory and Applications, 2016.
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